{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:26Z","timestamp":1740133286790,"version":"3.37.3"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2016,4,1]],"date-time":"2016-04-01T00:00:00Z","timestamp":1459468800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/USG.html"}],"funder":[{"DOI":"10.13039\/100004358","name":"Samsung through the Samsung Global Outreach Research Program","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/tvlsi.2015.2449739","type":"journal-article","created":{"date-parts":[[2015,7,20]],"date-time":"2015-07-20T18:45:02Z","timestamp":1437417902000},"page":"1351-1360","source":"Crossref","is-referenced-by-count":9,"title":["Variation-Tolerant Write Completion Circuit for Variable-Energy Write STT-RAM Architecture"],"prefix":"10.1109","volume":"24","author":[{"given":"Jaeyoung","family":"Park","sequence":"first","affiliation":[]},{"given":"Tianhao","family":"Zheng","sequence":"additional","affiliation":[]},{"given":"Mattan","family":"Erez","sequence":"additional","affiliation":[]},{"given":"Michael","family":"Orshansky","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1088\/0953-8984\/19\/16\/165209"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511676208"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1063\/1.2837800"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2178416"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429401"},{"key":"ref15","first-page":"24.1.1","article-title":"Extended scalability of perpendicular STT-MRAM towards sub-20 nm MTJ node","author":"kim","year":"2011","journal-title":"Proc IEEE IEDM"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1229175.1229176"},{"journal-title":"International Technology Roadmap for Semiconductors","year":"2012","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333706"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131494"},{"key":"ref4","first-page":"42","article-title":"A $0.13~\\mu $ m 8 mb logic based CuxSiyO resistive memory with self-adaptive yield enhancement and operation power reduction","author":"xue","year":"2012","journal-title":"Proc Symp VLSI Circuits (VLSIC)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703349"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2014.2322387"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040120"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.7567\/JJAP.51.02BM02"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609379"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0439"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993623"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424242"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687448"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2170778"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/9780470544426"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"ref23","first-page":"216","article-title":"A 250-MHz 1-Mbit embedded MRAM macro using 2T1MTJ cell with bitline separation and half-pitch shift architecture","author":"sakimura","year":"2007","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (ASSCC)"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7436835\/7163324.pdf?arnumber=7163324","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T02:36:08Z","timestamp":1633919768000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7163324\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":24,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2449739","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2016,4]]}}}