{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:26Z","timestamp":1740133286973,"version":"3.37.3"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2016,4,1]],"date-time":"2016-04-01T00:00:00Z","timestamp":1459468800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003836","name":"IC Design Education Center, Daejeon, Korea","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003836","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","award":["2014R1A2A1A05004316"],"award-info":[{"award-number":["2014R1A2A1A05004316"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/tvlsi.2015.2449866","type":"journal-article","created":{"date-parts":[[2015,7,20]],"date-time":"2015-07-20T18:45:02Z","timestamp":1437417902000},"page":"1450-1459","source":"Crossref","is-referenced-by-count":9,"title":["A 5-Gb\/s 2.67-mW\/Gb\/s Digital Clock and Data Recovery With Hybrid Dithering Using a Time-Dithered Delta\u2013Sigma Modulator"],"prefix":"10.1109","volume":"24","author":[{"given":"Taeho","family":"Lee","sequence":"first","affiliation":[]},{"given":"Yong-Hun","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Jaehyeong","family":"Sim","sequence":"additional","affiliation":[]},{"given":"Jun-Seok","family":"Park","sequence":"additional","affiliation":[]},{"given":"Lee-Sup","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2082272"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2168872"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2168873"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2191318"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2305012"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2304668"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2296152"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2157259"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2009058"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.883197"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2005535"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.875292"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.879100"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2304669"},{"key":"ref8","first-page":"222","article-title":"A 2.8 Gb\/s all-digital CDR with a 10 b monotonic DCO","author":"oh","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215393"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.856577"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"1742","DOI":"10.1109\/TVLSI.2009.2017794","article-title":"A low-power, fast acquisition, data recovery circuit with digital threshold decision for SFI-5 application","volume":"17","author":"du","year":"2009","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818566"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2269616"},{"journal-title":"Analog Integrated Circuit Design","year":"1997","author":"johns","key":"ref22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2009.5357247"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055346"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2005.850744"},{"key":"ref26","first-page":"314","article-title":"A double-tail latch-type voltage sense amplifier with 18 ps setup+hold time","author":"schinkel","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2253414"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7436835\/7163338.pdf?arnumber=7163338","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T02:34:43Z","timestamp":1633919683000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7163338\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":26,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2449866","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2016,4]]}}}