{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:17:46Z","timestamp":1763468266698,"version":"3.37.3"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2016,4,1]],"date-time":"2016-04-01T00:00:00Z","timestamp":1459468800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003052","name":"Technology Innovation Industrial Program through the Ministry of Trade, Industry and Energy, Korea","doi-asserted-by":"publisher","award":["10050534"],"award-info":[{"award-number":["10050534"]}],"id":[{"id":"10.13039\/501100003052","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/tvlsi.2015.2453366","type":"journal-article","created":{"date-parts":[[2015,8,14]],"date-time":"2015-08-14T20:33:07Z","timestamp":1439584387000},"page":"1484-1492","source":"Crossref","is-referenced-by-count":16,"title":["High-Speed, Low-Power, and Highly Reliable Frequency Multiplier for DLL-Based Clock Generator"],"prefix":"10.1109","volume":"24","author":[{"given":"Kyungho","family":"Ryu","sequence":"first","affiliation":[]},{"given":"Jiwan","family":"Jung","sequence":"additional","affiliation":[]},{"given":"Dong-Hoon","family":"Jung","sequence":"additional","affiliation":[]},{"given":"Jin Hyuk","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Seong-Ook","family":"Jung","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.880609"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2008.2008531"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2019757"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2010.5606351"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2180453"},{"journal-title":"Logical Effort Designing Fast CMOS Circuits","year":"1999","author":"sutherland","key":"ref15"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"117","DOI":"10.1109\/TCSII.2008.2010189","article-title":"Jitter analysis and a benchmarking figure-of-merit for phase-locked loops","volume":"56","author":"gao","year":"2009","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2188656"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2254552"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5937900"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"1414","DOI":"10.1109\/JSSC.2002.803936","article-title":"a low-power small-area \/spl plusmn\/7.28-ps-jitter 1-ghz dll-based clock generator","volume":"37","author":"kim","year":"2002","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.896909"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.874353"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.890315"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.900300"},{"key":"ref7","first-page":"178","article-title":"A 40 GHz DLL-based clock generator in 90 nm CMOS technology","author":"chuang","year":"2007","journal-title":"IEEE Dig Tech Pap Int Solid-State Circuits Conf"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2023941"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.881202"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.837997"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2375335"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7436835\/7202907.pdf?arnumber=7202907","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T02:34:44Z","timestamp":1633919684000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7202907\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":20,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2453366","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2016,4]]}}}