{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:27Z","timestamp":1740133287586,"version":"3.37.3"},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2016,4,1]],"date-time":"2016-04-01T00:00:00Z","timestamp":1459468800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100004541","name":"Ministry of Human Resource Development, Government of India","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100004541","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/tvlsi.2015.2454859","type":"journal-article","created":{"date-parts":[[2015,8,20]],"date-time":"2015-08-20T18:51:49Z","timestamp":1440096709000},"page":"1371-1376","source":"Crossref","is-referenced-by-count":11,"title":["Low-Power High-Density STT MRAMs on a 3-D Vertical Silicon Nanowire Platform"],"prefix":"10.1109","volume":"24","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4757-3725","authenticated-orcid":false,"given":"Shivam","family":"Verma","sequence":"first","affiliation":[]},{"given":"Brajesh Kumar","family":"Kaushik","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"article-title":"BSIM-CMG multi-gate MOSFET compact model: Technical manual","year":"2013","author":"sriramkumar","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2178416"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1063\/1.3536482"},{"key":"ref13","article-title":"DFSTT-MRAM: Dual functional STT-MRAM cell structure for reliability enhancement and 3-D MLC functionality","volume":"50","author":"kang","year":"2014","journal-title":"IEEE Trans Magn"},{"article-title":"Magnetic tunnel junction-based MRAM and related processing issues","year":"2005","author":"o\u2019sullivan","key":"ref14"},{"article-title":"STT-MRAM MTJ manufacturing method with in-situ annealing","year":"2014","author":"zho","key":"ref15"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511676208"},{"journal-title":"Digital Integrated Circuits A Design Perspective","year":"2002","author":"rabaey","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1063\/1.4870917"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1143\/APEX.5.093008"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2003.822648"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2027907"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2014.2346790"},{"journal-title":"International Technology Road Map for Semiconductors ERD","year":"2011","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2005.04.035"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7436835\/7214305.pdf?arnumber=7214305","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T02:34:44Z","timestamp":1633919684000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7214305\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":15,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2454859","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2016,4]]}}}