{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,3]],"date-time":"2025-08-03T04:11:37Z","timestamp":1754194297526,"version":"3.37.3"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2016,4,1]],"date-time":"2016-04-01T00:00:00Z","timestamp":1459468800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology, Taiwan","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/tvlsi.2015.2469132","type":"journal-article","created":{"date-parts":[[2015,9,7]],"date-time":"2015-09-07T18:27:40Z","timestamp":1441650460000},"page":"1470-1483","source":"Crossref","is-referenced-by-count":18,"title":["A 12-bit 3.4 MS\/s Two-Step Cyclic Time-Domain ADC in 0.18- CMOS"],"prefix":"10.1109","volume":"24","author":[{"given":"Liang-Jen","family":"Chen","sequence":"first","affiliation":[]},{"given":"Shen-Iuan","family":"Liu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2176609"},{"key":"ref11","first-page":"152","article-title":"A 0.63 ps resolution, 11 b pipeline TDC in $0.13~\\mu $ m CMOS","author":"seo","year":"2011","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2328800"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042524"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2168015"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2393814"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031044"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/4.910473"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2151510"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2010094"},{"key":"ref4","first-page":"1125","article-title":"A single-slope 80 MS\/s ADC using two-step time-to-digital conversion","author":"park","year":"2009","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2028756"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2063590"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2158259"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2022208"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2077110"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.857417"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2230545"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917405"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2039275"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2012.2192190"},{"article-title":"A time-based energy-efficient analog-to-digital converter","year":"2006","author":"yang","key":"ref22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2002547"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2023158"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.891666"},{"key":"ref26","first-page":"213","article-title":"A very compact 1 MS\/s Nyquist-rate A\/D-converter with 12 effective bits","author":"rombouts","year":"2012","journal-title":"Proc IEEE Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref25","first-page":"1","article-title":"An area-efficient 12-bit 1.25 MS\/s radix-value self-estimated non-binary ADC with relaxed requirements on analog components","author":"san","year":"2014","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC)"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7436835\/7244236.pdf?arnumber=7244236","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T02:34:43Z","timestamp":1633919683000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7244236\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":27,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2469132","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2016,4]]}}}