{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,28]],"date-time":"2026-07-28T15:09:44Z","timestamp":1785251384350,"version":"3.55.0"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2016,5,1]],"date-time":"2016-05-01T00:00:00Z","timestamp":1462060800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology, Taiwan","doi-asserted-by":"publisher","award":["MOST 103-2221-E-011-059"],"award-info":[{"award-number":["MOST 103-2221-E-011-059"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/tvlsi.2015.2470545","type":"journal-article","created":{"date-parts":[[2015,9,18]],"date-time":"2015-09-18T14:54:08Z","timestamp":1442588048000},"page":"1984-1992","source":"Crossref","is-referenced-by-count":21,"title":["A Low-Jitter Fast-Locked All-Digital Phase-Locked Loop With Phase\u2013Frequency-Error Compensation"],"prefix":"10.1109","volume":"24","author":[{"given":"Yung-Hsiang","family":"Ho","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chia-Yu","family":"Yao","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.807405"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.822780"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2160789"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.886896"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.874273"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2039971"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"430","DOI":"10.1109\/TCSII.2010.2048358","article-title":"A two-cycle lock-in time ADPLL design based on a frequency estimation algorithm","volume":"57","author":"wu","year":"2010","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2162769"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2076591"},{"key":"ref19","first-page":"172","article-title":"An $860~\\mu $ W 2.1-to-2.7GHz all-digital PLL-based frequency modulator with a DTC-assisted snapshot TDC for WPAN (Bluetooth Smart and ZigBee) applications","author":"chillara","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2046235"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.811874"},{"key":"ref6","first-page":"192","article-title":"A $10~\\mu $ s fast switching PLL synthesizer for a GSM\/EDGE base-station","author":"keaveney","year":"2004","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818298"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.375961"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914281"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.871321"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.953487"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"1137","DOI":"10.1109\/4.859502","article-title":"A low-noise fast-lock phase-locked loop with adaptive bandwidth control","volume":"35","author":"lee","year":"2000","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2206500"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2268514"},{"key":"ref21","first-page":"370","article-title":"A 230 ns settling time type-I PLL with 0.96 mW TDC power and simple TV calculation algorithm","author":"lee","year":"2014","journal-title":"Proc IEEE 57th MWSCAS"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910966"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2278123"},{"key":"ref25","first-page":"246","article-title":"A TDC-less ADPLL with 200-to-3200 MHz range and 3 mW power dissipation for mobile SoC clocking in 22 nm CMOS","author":"august","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7456352\/7272123.pdf?arnumber=7272123","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:44:47Z","timestamp":1641987887000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7272123\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":25,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2470545","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,5]]}}}