{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,6]],"date-time":"2025-12-06T17:02:26Z","timestamp":1765040546491},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2016,5,1]],"date-time":"2016-05-01T00:00:00Z","timestamp":1462060800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/tvlsi.2015.2474706","type":"journal-article","created":{"date-parts":[[2015,9,18]],"date-time":"2015-09-18T18:54:08Z","timestamp":1442602448000},"page":"1885-1894","source":"Crossref","is-referenced-by-count":10,"title":["Racetrack Memory-Based Nonvolatile Storage Elements for Multicontext FPGAs"],"prefix":"10.1109","volume":"24","author":[{"given":"Kejie","family":"Huang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rong","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yong","family":"Lian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.874752"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2312499"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0449"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1126\/science.1145799"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1038\/nmat3311"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2388833"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2014.6881523"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2011.2158294"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/FTFC.2013.6577771"},{"key":"ref19","year":"2011","journal-title":"International Technology Roadmap for Semiconductors?Emerging Research Devices (erd)"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2169996"},{"key":"ref27","first-page":"1","article-title":"A 128 kb high density portless SRAM using hierarchical bitlines and thyristor sense amplifiers","author":"wieckowski","year":"2011","journal-title":"Proc Int Symp Quality Electronic Design (ISQED)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1561\/1000000005"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/508352.508353"},{"key":"ref29","author":"yang","year":"1991","journal-title":"Logic Synthesis and Optimization Benchmarks User Guide Version 3 0"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/BF00936947"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1997.624601"},{"key":"ref7","article-title":"An introduction to reconfigurable computing","author":"compton","year":"2000","journal-title":"IEEE Comput"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/92.766746"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.853692"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/43.127623"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1534916.1534918"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1126\/science.1154587"},{"key":"ref21","first-page":"1","article-title":"High-density and highreliability nonvolatile field-programmable gate array with stacked 1D2R RRAM array","volume":"pp","author":"huang","year":"0","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2333361"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2013.2280338"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1126\/science.1197468"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2617593"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7456352\/7272137.pdf?arnumber=7272137","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:44:47Z","timestamp":1642005887000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7272137\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":29,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2474706","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,5]]}}}