{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,8]],"date-time":"2024-07-08T21:14:42Z","timestamp":1720473282280},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2016,5,1]],"date-time":"2016-05-01T00:00:00Z","timestamp":1462060800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Spanish Ministry of Science and Technology and Fondos Europeos de Desarrollo Regional Funds","award":["TEC2013-41209-P"],"award-info":[{"award-number":["TEC2013-41209-P"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/tvlsi.2015.2477103","type":"journal-article","created":{"date-parts":[[2015,9,24]],"date-time":"2015-09-24T18:48:52Z","timestamp":1443120532000},"page":"1739-1748","source":"Crossref","is-referenced-by-count":3,"title":["Test Escapes of Stuck-Open Faults Caused by Parasitic Capacitances and Leakage Currents"],"prefix":"10.1109","volume":"24","author":[{"given":"Daniel","family":"Arumi","sequence":"first","affiliation":[]},{"given":"Rosa","family":"Rodriguez-Montanes","sequence":"additional","affiliation":[]},{"given":"Joan","family":"Figueras","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2004.1299221"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894222"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/43.811330"},{"key":"ref10","first-page":"182","article-title":"Stuck-open fault diagnosis with stuck-at model","author":"fan","year":"2005","journal-title":"Proc Eur Test Symp"},{"key":"ref11","first-page":"386","article-title":"A novel stuck-at based method for transistor stuck-open fault diagnosis","author":"fan","year":"2005","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"1748","DOI":"10.1109\/TCAD.2005.852457","article-title":"Diagnosis of resistive-open and stuck-open defects in digital CMOS ICs","volume":"24","author":"li","year":"2005","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699313"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2031300"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2014.6818740"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2015.73"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.33"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2012.2205609"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.808156"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843859"},{"key":"ref4","first-page":"347","article-title":"Automatic test generation for stuck-open faults in CMOS VLSI","author":"elziq","year":"1982","journal-title":"Proc Design Autom Conf"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643593"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1989.82325"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"1049","DOI":"10.1109\/TEST.2001.966731","article-title":"Testing for resistive opens and stuck opens","author":"li","year":"2001","journal-title":"Proc Int Test Conf"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/16.249433"},{"key":"ref5","first-page":"258","article-title":"On testing stuck-open faults","author":"chandramouli","year":"1983","journal-title":"Proc 13th Int Symp Fault Tolerant Computing"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700577"},{"key":"ref7","first-page":"6","article-title":"The impacts of untestable defects on transition fault testing","author":"lin","year":"2006","journal-title":"Proc 24th IEEE VLSI Test Symp"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1978.tb02106.x"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011137"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/54.485786"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1049\/el:19860106"},{"key":"ref21","year":"2015","journal-title":"Ptm Predictive technology model"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907255"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1991.519522"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"283","DOI":"10.1145\/2228360.2228414","article-title":"Exploring sub-20 nm FinFET design with predictive technology models","author":"sinha","year":"2012","journal-title":"Proc 49th Design Automation Conf"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2077315"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7456352\/07275171.pdf?arnumber=7275171","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:44:47Z","timestamp":1642005887000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7275171\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":32,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2477103","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,5]]}}}