{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T11:31:55Z","timestamp":1774697515215,"version":"3.50.1"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2016,5,1]],"date-time":"2016-05-01T00:00:00Z","timestamp":1462060800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Brazil\u2019s Ci\u00eancia sem Fronteiras Scholarship"},{"name":"Natural Sciences and Engineering Research Council of Canada\/Altera Industrial Research Chair in Programmable Silicon"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/tvlsi.2015.2478280","type":"journal-article","created":{"date-parts":[[2015,10,19]],"date-time":"2015-10-19T18:34:11Z","timestamp":1445279651000},"page":"1821-1834","source":"Crossref","is-referenced-by-count":34,"title":["Multiple Dice Working as One: CAD Flows and Routing Architectures for Silicon Interposer FPGAs"],"prefix":"10.1109","volume":"24","author":[{"given":"Ehsan","family":"Nasiri","sequence":"first","affiliation":[]},{"given":"Javeed","family":"Shaikh","sequence":"additional","affiliation":[]},{"given":"Andre","family":"Hahn Pereira","sequence":"additional","affiliation":[]},{"given":"Vaughn","family":"Betz","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","year":"2014","journal-title":"UltraScale Architecture and Product Overview"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/66.53188"},{"key":"ref12","year":"2012","journal-title":"Xilinx Stacked Silicon Interconnect Technology Delivers Breakthrough FPGA Capacity Bandwidth and Power Efficiency"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2617593"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-63465-7_226"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2004.1393249"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046195"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/329166.329208"},{"key":"ref19","first-page":"690","article-title":"RISA: Accurate and efficient placement routability modeling","author":"cheng","year":"1994","journal-title":"Proc IEEE\/ACM Int Conf CAD"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887920"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1995.580726"},{"key":"ref6","first-page":"75","article-title":"CAD and routing architecture for interposer-based multi-FPGA systems","author":"pereira","year":"2014","journal-title":"Proc ACM\/SIGDA Int Symp FPGAs"},{"key":"ref5","first-page":"279","article-title":"Assembly and reliability challenges in 3D integration of 28 nm FPGA die on a large high density 65 nm passive interposer","author":"chaware","year":"2012","journal-title":"Proc IEEE 62nd Electron Compon Technol Conf"},{"key":"ref8","year":"2013","journal-title":"7 Series FPGAs Overview"},{"key":"ref7","article-title":"More than Moore","author":"arden","year":"2010"},{"key":"ref2","doi-asserted-by":"crossref","DOI":"10.1002\/9783527670109","volume":"3","author":"garrou","year":"2014","journal-title":"Handbook of 3D Integration 3D Process Technology"},{"key":"ref9","year":"2013","journal-title":"Stratix v Device Overview"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2011.5898657"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145708"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/92.748202"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1006\/jpdc.1997.1404"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1016\/0167-9260(95)00008-4"},{"key":"ref23","author":"karypis","year":"2013","journal-title":"MeTis A software package for partitioning unstructured graphs partitioning meshes and computing fill-reducing orderings of sparse matrices"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.808424"},{"key":"ref25","first-page":"31","article-title":"Rent’s rule based FPGA packing for routability optimization","author":"feng","year":"2014","journal-title":"Proc ACM\/SIGDA Int Symp FPGAs"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7456352\/07300463.pdf?arnumber=7300463","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,31]],"date-time":"2025-05-31T02:23:56Z","timestamp":1748658236000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7300463\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":26,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2478280","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,5]]}}}