{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,29]],"date-time":"2026-07-29T14:07:04Z","timestamp":1785334024182,"version":"3.55.0"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2016,5,1]],"date-time":"2016-05-01T00:00:00Z","timestamp":1462060800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology, Taiwan","doi-asserted-by":"publisher","award":["NSC 103-2220-E-005-001"],"award-info":[{"award-number":["NSC 103-2220-E-005-001"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Ministry of Education, Taiwan, under the Aiming for Top University Plan"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/tvlsi.2015.2478835","type":"journal-article","created":{"date-parts":[[2015,10,16]],"date-time":"2015-10-16T14:56:15Z","timestamp":1445007375000},"page":"1728-1738","source":"Crossref","is-referenced-by-count":14,"title":["A Reference Voltage Interpolation-Based Calibration Method for Flash ADCs"],"prefix":"10.1109","volume":"24","author":[{"given":"Hsuan-Yu","family":"Chang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5335-3665","authenticated-orcid":false,"given":"Ching-Yuan","family":"Yang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"crossref","first-page":"110","DOI":"10.1109\/TCSII.2010.2040317","article-title":"Bulk voltage trimming offset calibration for high-speed flash ADCs","volume":"57","author":"yao","year":"2010","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2256236"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2246206"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.836242"},{"key":"ref11","first-page":"76","article-title":"A 1.1 V 50 mW 2.5 GS\/s 7 b time-interleaved C-2C SAR ADC in 45 nm LP digital CMOS","author":"alpman","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf Tech Dig Papers"},{"key":"ref12","first-page":"384","article-title":"A 10 b 50 MS\/s 820 $\\mu$ W SAR ADC with on-chip digital calibration","author":"yoshioka","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref13","first-page":"2320","article-title":"A 90 nm CMOS 1.2 V 6 b 1 GS\/s two-step subranging ADC","author":"figueiredo","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585933"},{"key":"ref15","first-page":"1","article-title":"A compact low-power flash ADC using auto-zeroing with capacitor averaging","author":"lee","year":"2013","journal-title":"Proc IEEE Int Conf Electron Devices Solid-State Circuits"},{"key":"ref16","first-page":"264c","article-title":"An 8.5 mW 5 GS\/s 6 b flash ADC with dynamic offset calibration in 32 nm CMOS SOI","author":"chen","year":"0","journal-title":"Symp VLSI Circuit Dig Tech Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014701"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865648"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.826317"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2063590"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2291563"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.852198"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2340995"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"1429","DOI":"10.1109\/JSSC.2013.2252516","article-title":"A 6-b 4.1-GS\/s flash ADC with time-domain latch interpolation in 90-nm CMOS","volume":"48","author":"kim","year":"2013","journal-title":"IEEE J Solid-State Circuit"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2109511"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2013628"},{"key":"ref8","first-page":"1310","article-title":"A 0.16 pJ\/conversion-step 2.5 mW 1.25 GS\/s 4 b ADC in a 90 nm digital CMOS process","author":"van der plas","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042249"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.848021"},{"key":"ref9","first-page":"711","article-title":"Offset calibrating comparator array for 1.2-V, 6 bit, 4-GSample\/s flash ADCs using $0.13~\\mu $ m generic CMOS technology","author":"okada","year":"2003","journal-title":"Proc 29th Eur Solid-State Circuits Conf"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014731"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2108125"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"83","DOI":"10.1109\/TCSI.2009.2016182","article-title":"Criterion to evaluate input-offset voltage of a latch-type sense amplifier","volume":"57","author":"do","year":"2010","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.829399"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2005.1594475"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"911","DOI":"10.1109\/TCSI.2009.2015207","article-title":"Analyses of static and dynamic random offset voltages in dynamic comparators","volume":"56","author":"he","year":"2009","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.883204"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7456352\/7299685.pdf?arnumber=7299685","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:44:47Z","timestamp":1641987887000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7299685\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":32,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2478835","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,5]]}}}