{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:45:01Z","timestamp":1761648301571},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2016,5,1]],"date-time":"2016-05-01T00:00:00Z","timestamp":1462060800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/tvlsi.2015.2478921","type":"journal-article","created":{"date-parts":[[2015,10,8]],"date-time":"2015-10-08T18:46:14Z","timestamp":1444329974000},"page":"1675-1687","source":"Crossref","is-referenced-by-count":23,"title":["Statistical Framework and Built-In Self-Speed-Binning System for Speed Binning Using On-Chip Ring Oscillators"],"prefix":"10.1109","volume":"24","author":[{"given":"Szu-Pang","family":"Mu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mango C.-T.","family":"Chao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shi-Hao","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yi-Ming","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref32","author":"rasmussen","year":"2005","journal-title":"Gaussian Processes for Machine Learning"},{"key":"ref31","author":"hastie","year":"2001","journal-title":"The Elements of Statistical Learning Data Mining Inference and Prediction"},{"key":"ref30","first-page":"136","article-title":"Ring oscillators: Characteristics and applications","volume":"48","author":"mandal","year":"2010","journal-title":"Indian J Pure Appl Phys"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2005.10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681644"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/988952.988988"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.25"},{"key":"ref14","year":"2015","journal-title":"LIBSVM"},{"key":"ref15","year":"2015","journal-title":"Random Forests"},{"key":"ref16","year":"0","journal-title":"TetraMax Version 2013 03-SP4"},{"key":"ref17","author":"murphy","year":"2012","journal-title":"Machine Learning A Probabilistic Perspective"},{"key":"ref18","author":"muller","year":"2006","journal-title":"Elementary Functions Algorithms and Implementation"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2011.96"},{"key":"ref28","first-page":"419","article-title":"Correlating system test Fmax with structural test Fmax and process monitoring measurements","author":"chen","year":"2010","journal-title":"Proc 15th Asia South Pacific Design Autom Conf"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355620"},{"key":"ref27","first-page":"111","article-title":"IC performance prediction for test cost reduction","author":"lee","year":"1999","journal-title":"Proc IEEE Int Symp Semicond Manuf Conf"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1232255"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2007.38"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2014.6908604"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2010.5469604"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2038127"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2009.72"},{"key":"ref2","first-page":"31","article-title":"On correlating structural tests with functional tests for speed binning of high performance design","author":"zeng","year":"2004","journal-title":"Proc Int Test Conf"},{"key":"ref9","first-page":"52","article-title":"Spur-free all-digital PLL in 65 nm for mobile phones","author":"staszewski","year":"2011","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041868"},{"key":"ref20","first-page":"497","article-title":"Confidence scalable post-silicon statistical delay prediction under process variations","author":"liu","year":"2007","journal-title":"Proc 44th Annu Design Autom Conf"},{"key":"ref22","first-page":"307","article-title":"Variation-aware speed binning of multi-core processors","author":"sartori","year":"2011","journal-title":"Proc Int Symp Quality Electronic Design"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687481"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391524"},{"key":"ref23","first-page":"1","article-title":"Test cost reduction through performance prediction using virtual probe","author":"chang","year":"2011","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1995.529858"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2202392"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7456352\/07294704.pdf?arnumber=7294704","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:44:47Z","timestamp":1642005887000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7294704\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":32,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2478921","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,5]]}}}