{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:29Z","timestamp":1740133289369,"version":"3.37.3"},"reference-count":7,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2016,5,1]],"date-time":"2016-05-01T00:00:00Z","timestamp":1462060800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61274131"],"award-info":[{"award-number":["61274131"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"International Science and Technology Cooperation Project, China","award":["2012DFA11170"],"award-info":[{"award-number":["2012DFA11170"]}]},{"name":"Tsinghua Indigenous Research Project","award":["20111080997"],"award-info":[{"award-number":["20111080997"]}]},{"name":"China 863 Program","award":["2012AA012701","2012AA010904"],"award-info":[{"award-number":["2012AA012701","2012AA010904"]}]},{"name":"China Science and Technology Major Project","award":["2013ZX01033001-001-003"],"award-info":[{"award-number":["2013ZX01033001-001-003"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/tvlsi.2015.2486781","type":"journal-article","created":{"date-parts":[[2015,10,26]],"date-time":"2015-10-26T14:55:26Z","timestamp":1445871326000},"page":"1998-2002","source":"Crossref","is-referenced-by-count":8,"title":["Trigger-Centric Loop Mapping on CGRAs"],"prefix":"10.1109","volume":"24","author":[{"given":"Shouyi","family":"Yin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pengcheng","family":"Zhou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Leibo","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shaojun","family":"Wei","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.321"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2014.6881434"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488756"},{"article-title":"Exploiting instruction level parallelism in the presence of conditional branches","year":"1997","author":"mahlke","key":"ref5"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2295622"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-6859-2_18"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.14"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7456352\/7305818.pdf?arnumber=7305818","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:44:47Z","timestamp":1641987887000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7305818\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":7,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2486781","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2016,5]]}}}