{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:09:29Z","timestamp":1761581369253,"version":"3.37.3"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2016,5,1]],"date-time":"2016-05-01T00:00:00Z","timestamp":1462060800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Himax Technologies Inc."},{"DOI":"10.13039\/501100001868","name":"National Science Council of Taiwan","doi-asserted-by":"crossref","award":["NSC-102-2221-E-006-263-MY3"],"award-info":[{"award-number":["NSC-102-2221-E-006-263-MY3"]}],"id":[{"id":"10.13039\/501100001868","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/tvlsi.2015.2494063","type":"journal-article","created":{"date-parts":[[2015,11,20]],"date-time":"2015-11-20T15:23:53Z","timestamp":1448033033000},"page":"1835-1848","source":"Crossref","is-referenced-by-count":25,"title":["A Systematic Design Methodology of Asynchronous SAR ADCs"],"prefix":"10.1109","volume":"24","author":[{"given":"Chun-Po","family":"Huang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jai-Ming","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ya-Ting","family":"Shyu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Soon-Jyh","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"crossref","first-page":"339","DOI":"10.1109\/ESSCIRC.2011.6044976","article-title":"A 0.5 V 20 fJ\/conversionstep rail-to-rail SAR ADC with programmable time-delayed control units for low-power biomedical application","author":"chang","year":"2011","journal-title":"Proc IEEE 30th Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032699"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/49.761034"},{"journal-title":"CMOS VLSI Design A Circuits and Systems Perspective","year":"2010","author":"weste","key":"ref30"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1990.112312"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1991.176751"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.75007"},{"key":"ref13","first-page":"403","article-title":"Flexible silicon compilation of charge redistribution data conversion system","author":"leme","year":"1991","journal-title":"Proc Midwest Symp Circuits Syst (MWSCAS)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1992.230463"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1975.1050629"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.829399"},{"key":"ref17","first-page":"314","article-title":"A double-tail latch-type voltage sense amplifier with 18 ps setup + hold time","author":"schinkel","year":"2007","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref18","first-page":"244","article-title":"A $1.9~\\mu $ W 4.4 fJ\/conversion-step 10 b 1 MS\/s charge-redistribution ADC","author":"van elzakker","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2008.4708780"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2204993"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2009.5357200"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2226457"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884231"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1049\/el.2010.0706"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217635"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042254"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6272037"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2190117"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-02189-8_2"},{"key":"ref9","first-page":"552","article-title":"A silicon compiler for successive approximation A\/D and D\/A converters","author":"allen","year":"1986","journal-title":"Proc IEEE CICC"},{"journal-title":"ADC Performance Survey 1997–2013","year":"2015","author":"murmann","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.916613"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2010.5774747"},{"key":"ref24","first-page":"451","article-title":"Chapter 11 data converter fundamentals","author":"johns","year":"1997","journal-title":"Analog Integrated Circuit Design"},{"key":"ref23","first-page":"65","article-title":"A 10 b ternary SAR ADC with decision time quantization based redundancy","author":"guerber","year":"2011","journal-title":"Proc IEEE A-SSCC"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2143870"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2010.5724653"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7456352\/07332786.pdf?arnumber=7332786","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:44:47Z","timestamp":1641987887000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7332786\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":33,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2494063","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2016,5]]}}}