{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,4]],"date-time":"2025-11-04T10:31:40Z","timestamp":1762252300929},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015]]},"DOI":"10.1109\/tvlsi.2015.2494741","type":"journal-article","created":{"date-parts":[[2015,11,20]],"date-time":"2015-11-20T20:23:53Z","timestamp":1448051033000},"page":"1-10","source":"Crossref","is-referenced-by-count":6,"title":["Total Jitter of Delay-Locked Loops Due to Four Main Jitter Sources"],"prefix":"10.1109","author":[{"given":"Mohammad","family":"Gholami","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2284501"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2013.0169"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.809519"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2002.806248"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.499724"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.880030"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.848142"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831600"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"662","DOI":"10.1109\/LMWC.2009.2029752","article-title":"A 0.6 V low-power wide-range delay-locked loop in 0.18 $\\mu $ m CMOS","volume":"19","author":"lu","year":"2009","journal-title":"IEEE Microw Wireless Compon Lett"},{"key":"ref5","first-page":"533","article-title":"Low voltage wide range DLL-based quad-phase core clock generator for high speed network SRAM application","author":"kim","year":"2005","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"1373","DOI":"10.1109\/TVLSI.2011.2159633","article-title":"Jitter analysis of polyphase filter-based multiphase clock in frequency multiplier","volume":"20","author":"yin","year":"2012","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2053395"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1587\/elex.8.859"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-012-9488-9"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-013-0205-9"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/4359553\/7331649.pdf?arnumber=7331649","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:46:06Z","timestamp":1642005966000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7331649\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2494741","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015]]}}}