{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,15]],"date-time":"2026-01-15T12:52:32Z","timestamp":1768481552565,"version":"3.49.0"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2016,5,1]],"date-time":"2016-05-01T00:00:00Z","timestamp":1462060800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"European Commission under the Seventh Framework Program through the SPOT Project"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/tvlsi.2015.2496363","type":"journal-article","created":{"date-parts":[[2015,11,20]],"date-time":"2015-11-20T20:23:53Z","timestamp":1448051033000},"page":"1783-1793","source":"Crossref","is-referenced-by-count":27,"title":["Self-Timed Read and Write Operations in STT-MRAM"],"prefix":"10.1109","volume":"24","author":[{"given":"Rajendra","family":"Bishnoi","sequence":"first","affiliation":[]},{"given":"Fabian","family":"Oboril","sequence":"additional","affiliation":[]},{"given":"Mojtaba","family":"Ebrahimi","sequence":"additional","affiliation":[]},{"given":"Mehdi B.","family":"Tahoori","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref38","first-page":"3","article-title":"MiBench: A free, commercially representative embedded benchmark suite","author":"guthaus","year":"2001","journal-title":"Proc IEEE Int Workshop Workload Characterization"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2012.6187506"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.1999.782692"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2009.2024325"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/NanoArch.2013.6623037"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/43\/21\/215001"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1063\/1.3680013"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7058920"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2198825"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2013.2242257"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357091"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"1431","DOI":"10.7873\/DATE.2015.1018","article-title":"Impact of Process-Variations in STTRAM and Adaptive Boosting for Robustness","author":"seyedhamidreza motaman","year":"2015","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687448"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2014.6783375"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429401"},{"key":"ref17","first-page":"1","article-title":"Asynchronous asymmetrical write termination (AAWT) for a low power STT-MRAM","author":"bishnoi","year":"2014","journal-title":"Proc Design Autom Test Eur Conf Exhibit"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"229","DOI":"10.1109\/ISLPED.2013.6629299","article-title":"Variable-energy write STT-RAM architecture with bit-wise write-completion monitoring","author":"zheng","year":"2013","journal-title":"Proc Int Symp Low-Power Electronics Design"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2014.2322387"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2009.5173239"},{"key":"ref4","year":"2013","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2012.6241773"},{"key":"ref3","first-page":"9","article-title":"Write endurance in flash drives: Measurements and analysis","author":"boboila","year":"2010","journal-title":"Proc 8th USENIX Conf File Storage Technol"},{"key":"ref6","first-page":"1","article-title":"A 3.3 ns-access-time 71.2 $\\mu $ W\/MHz 1 Mb embedded STT-MRAM using physically eliminated read-disturb scheme and normally-off memory architecture","author":"noguchi","year":"2015","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2011.5994447"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2064150"},{"key":"ref8","first-page":"1313","article-title":"Asymmetry of MTJ switching and its implication to STT-RAM designs","author":"zhang","year":"2012","journal-title":"Proc Design Autom Test Eur Conf Exhibit"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2391254"},{"key":"ref2","first-page":"143","article-title":"Technology comparison for large last-level caches (L3Cs): Low-leakage SRAM, low write-energy STT-RAM, and refresh-optimized eDRAM","author":"chang","year":"2013","journal-title":"Proc IEEE 19th Int Symp High Perform Comput Archit"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333665"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815973"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1109\/4.736660","article-title":"A four-phase handshaking asynchronous static RAM design for self-timed systems","volume":"34","author":"sit","year":"1999","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/4.705359"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2003.1199177"},{"key":"ref24","first-page":"54","article-title":"STTRAM scaling and retention failure","volume":"17","author":"naeimi","year":"2013","journal-title":"Intel Technol J"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2010101"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2463585.2463589"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035342"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7456352\/07332790.pdf?arnumber=7332790","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:44:47Z","timestamp":1642005887000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7332790\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":38,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2496363","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,5]]}}}