{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T00:05:21Z","timestamp":1772064321601,"version":"3.50.1"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"National Research Foundation of Korea through the Ministry of Science ICT and Future Planning of the Korean Government","award":["2015R1A2A1A13001751"],"award-info":[{"award-number":["2015R1A2A1A13001751"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015]]},"DOI":"10.1109\/tvlsi.2015.2499387","type":"journal-article","created":{"date-parts":[[2015,12,9]],"date-time":"2015-12-09T09:36:34Z","timestamp":1449653794000},"page":"1-10","source":"Crossref","is-referenced-by-count":5,"title":["Optimized Built-In Self-Repair for Multiple Memories"],"prefix":"10.1109","author":[{"given":"Wooheon","family":"Kang","sequence":"first","affiliation":[]},{"given":"Changwook","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Hyunyul","family":"Lim","sequence":"additional","affiliation":[]},{"given":"Sungho","family":"Kang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref31","first-page":"262","article-title":"A simulator for evaluating redundancy analysis algorithms of repairable embedded memories","author":"huang","year":"2002","journal-title":"Proc 8th IEEE Int On-Line Test Workshop"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1147\/rd.243.0398"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2006.258150"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.903940"},{"key":"ref12","first-page":"366","article-title":"A processor-based built-in self-repair design for embedded memories","author":"su","year":"2003","journal-title":"Proc 12th Asian Test Symp"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297688"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2017906"},{"key":"ref15","first-page":"1","article-title":"A shared parallel built-in self-repair scheme for random access memories in SOCs","author":"tseng","year":"2008","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.121"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"620","DOI":"10.1109\/TCAD.2011.2170569","article-title":"Efficient built-in self-repair techniques for multiple repairable embedded RAMs","volume":"31","author":"lu","year":"2012","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2006.1594763"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1987.295111"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2288637"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"91","DOI":"10.1109\/ETS.2007.10","article-title":"An integrated built-in test and repair approach for memories with 2D redundancy","author":"\u00f6hler","year":"2007","journal-title":"Proc 12th IEEE European Test Symp"},{"key":"ref27","first-page":"175","article-title":"Defect analysis system speeds test and repair of redundant memories","volume":"57","author":"tarr","year":"1984","journal-title":"Electronics"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2003.821925"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2062830"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1975.1050655"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2005988"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041777"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.165332"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894250"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1198687"},{"key":"ref1","year":"2007"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864128"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"222","DOI":"10.1109\/TCAD.1987.1270266","article-title":"On the repair of redundant RAM’s","volume":"6","author":"wey","year":"1987","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2006.874942"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2002.802657"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/43.46807"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.144"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2004.1358853"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/4359553\/7349243.pdf?arnumber=7349243","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:46:06Z","timestamp":1642005966000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7349243\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2499387","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015]]}}}