{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,10]],"date-time":"2026-05-10T03:01:48Z","timestamp":1778382108025,"version":"3.51.4"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Center for Low Energy Systems Technology"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015]]},"DOI":"10.1109\/tvlsi.2015.2500160","type":"journal-article","created":{"date-parts":[[2015,11,30]],"date-time":"2015-11-30T19:12:40Z","timestamp":1448910760000},"page":"1-11","source":"Crossref","is-referenced-by-count":7,"title":["Exploration of Low-Power High-SFDR Current-Steering D\/A Converter Design Using Steep-Slope Heterojunction Tunnel FETs"],"prefix":"10.1109","author":[{"given":"Moon Seok","family":"Kim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xueqing","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huichu","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"John","family":"Sampson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Suman","family":"Datta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vijaykrishnan","family":"Narayanan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2293497"},{"key":"ref38","year":"2010","journal-title":"TCAD Sentaurus Device Manual"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/4.661210"},{"key":"ref32","year":"2009","journal-title":"MOSIS Scalable CMOS (SCMOS) (Revision 8 00)"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2014.2361054"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2209180"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2011.5941482"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2013.2264824"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref34","author":"razavi","year":"2001","journal-title":"Design of Analog CMOS Integrated Circuits"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2301769"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2015.82"},{"key":"ref11","first-page":"62","article-title":"A 7.2-GSa\/s, 14-bit or 12-GSa\/s, 12-bit DAC in a 165-GHz fT BiCMOS process","author":"poulton","year":"2011","journal-title":"Proc Symp VLSI Circuits (VLSIC)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185172"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2013.6629285"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2012.6256990"},{"key":"ref15","first-page":"28.2.1","article-title":"Demonstration of In0.9Ga0.1As\/GaAs0.18Sb0.82 near broken-gap tunnel FET with I $_{\\mathrm{ ON}}=740~\\mu {\\mathrm{ A}}\/\\mu {\\mathrm{ m}}$ , ${\\mathrm{ GM}}=70~\\mu {\\mathrm{ S}}\/\\mu {\\mathrm{ m}}$ and gigahertz switching performance at ${\\mathrm{ V}}_{\\mathrm{ DS}}=0.5~{\\mathrm{ V}}$","author":"bijesh","year":"2013","journal-title":"Proc IEEE Int Electron Devices Meeting (IEDM)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2015.2412118"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2359663"},{"key":"ref18","author":"liu","year":"2014","journal-title":"III–V Tunnel FET Model 1 0 1"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2014.6881441"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070470"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.910469"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.1999.814383"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2332248"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001931"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2013.2252317"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2009.935386"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2003.821287"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-31229-8"},{"key":"ref2","author":"razavi","year":"1995","journal-title":"Principles of Data Conversion System Design"},{"key":"ref9","first-page":"192","article-title":"A 12 b 1.25 GS\/s DAC in 90 nm CMOS with >70 dB SFDR up to 500 MHz","author":"tseng","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2052491"},{"key":"ref20","first-page":"1","article-title":"Modeling steep slope devices: From circuits to architectures","author":"swaminathan","year":"2014","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2090159"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032624"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2282629"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2168651"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.891252"},{"key":"ref23","first-page":"33.4.1","article-title":"Energy efficiency comparison of nanowire heterojunction TFET and Si MOSFET at ${\\mathrm{ Lg}}=13~{\\mathrm{ nm}}$ , including P-TFET and variation considerations","author":"avci","year":"2013","journal-title":"Proc IEEE Int Electron Devices Meeting (IEDM)"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2385752"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2043400"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/4359553\/7339712.pdf?arnumber=7339712","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:46:06Z","timestamp":1642005966000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7339712\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"references-count":42,"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2500160","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015]]}}}