{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,2]],"date-time":"2025-07-02T06:12:47Z","timestamp":1751436767148},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"National Research Foundation NRF of Korea within the Ministry of Science ICT and Future Planning through the Korean Government","award":["2010-0028680"],"award-info":[{"award-number":["2010-0028680"]}]},{"name":"NRF-2013 Global Ph.D. Fellowship Program"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015]]},"DOI":"10.1109\/tvlsi.2015.2502957","type":"journal-article","created":{"date-parts":[[2015,12,10]],"date-time":"2015-12-10T01:27:53Z","timestamp":1449710873000},"page":"1-11","source":"Crossref","is-referenced-by-count":2,"title":["A 4 x 10-Gb\/s Referenceless-and-Masterless Phase Rotator-Based Parallel Transceiver in 90-nm CMOS"],"prefix":"10.1109","author":[{"given":"Joon-Yeong","family":"Lee","sequence":"first","affiliation":[]},{"given":"Jaehyeok","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Jong-Hyeok","family":"Yoon","sequence":"additional","affiliation":[]},{"given":"Soon-Won","family":"Kwon","sequence":"additional","affiliation":[]},{"given":"Hyosup","family":"Won","sequence":"additional","affiliation":[]},{"given":"Jinho","family":"Han","sequence":"additional","affiliation":[]},{"given":"Hyeon-Min","family":"Bae","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"144","article-title":"A 180-Mb\/s to 3.2-Gb\/s, continuous-rate, fast-locking CDR without using external reference clock","author":"hwang","year":"2007","journal-title":"Proc IEEE Asian Solid-State Circuits Conf"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2168872"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"336","DOI":"10.1109\/TCSII.2012.2195059","article-title":"Analysis of a frequency acquisition technique with a stochastic reference clock generator","volume":"59","author":"han","year":"2012","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref13","author":"hayter","year":"2001","journal-title":"Probability and Statistics for Engineers and Scientists"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.883197"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2002.807265"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"2825","DOI":"10.1109\/TCSI.2012.2206460","article-title":"Application of Kalman gain for minimum mean-squared phase-error bound in bang-bang CDRs","volume":"59","author":"lee","year":"2012","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2369494"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.925948"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2309861"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2259033"},{"key":"ref4","author":"traverso","year":"2010","journal-title":"CFP MSA Hardware Specification Revision 1 4"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215779"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914290"},{"key":"ref6","author":"oomori","year":"2014","journal-title":"CFP MSA CFP2 Hardware Specification Revision 1 0"},{"key":"ref5","author":"hiramoto","year":"2013","journal-title":"CFP MSA CFP2 Hardware Specification Revision 1 0"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.856577"},{"key":"ref7","year":"2013","journal-title":"QSFP+ 10 Gbs 4X Pluggable Transceiver Standardized as EIA-964 at Rev 4 8"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.931647"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031042"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2256172"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2168873"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/4.972142"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2082272"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2076214"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2176635"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/81.847872"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2168869"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/4359553\/7350153.pdf?arnumber=7350153","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:46:06Z","timestamp":1642005966000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7350153\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2502957","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015]]}}}