{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,6]],"date-time":"2025-12-06T04:40:40Z","timestamp":1764996040849,"version":"3.37.3"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Ministry of Human Resource Development Government of India"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015]]},"DOI":"10.1109\/tvlsi.2015.2503005","type":"journal-article","created":{"date-parts":[[2015,12,9]],"date-time":"2015-12-09T20:27:53Z","timestamp":1449692873000},"page":"1-10","source":"Crossref","is-referenced-by-count":1,"title":["EMDBAM: A Low-Power Dual Bit Associative Memory With Match Error and Mask Control"],"prefix":"10.1109","author":[{"given":"Sandeep","family":"Mishra","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0997-1220","authenticated-orcid":false,"given":"Anup","family":"Dandapat","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.845554"},{"article-title":"Ternary content addressable memory cell","year":"2000","author":"nataraj","key":"ref31"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864128"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2178276"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831433"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000247"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2283997"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.809515"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215736"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2239092"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2013.6644863"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250885"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2316241"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1049\/el.2010.7283"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2037995"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.73"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2274888"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt:20060226"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1080\/00207217.2012.681530"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.872719"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2002551"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"1221","DOI":"10.1109\/TCSI.2008.2008512","article-title":"A high-speed range-matching TCAM for storage-efficient packet classification","volume":"56","author":"kim","year":"2009","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TNET.2006.880171"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.56"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.255"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2158703"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2220501"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2163205"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2014.2361061"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.915514"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2082950"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.916624"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/4359553\/7350152.pdf?arnumber=7350152","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:46:06Z","timestamp":1641987966000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7350152\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2503005","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2015]]}}}