{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,9]],"date-time":"2026-04-09T14:33:43Z","timestamp":1775745223133,"version":"3.50.1"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016]]},"DOI":"10.1109\/tvlsi.2015.2504119","type":"journal-article","created":{"date-parts":[[2016,1,7]],"date-time":"2016-01-07T19:08:31Z","timestamp":1452193711000},"page":"1-9","source":"Crossref","is-referenced-by-count":98,"title":["A Programmable and Configurable Mixed-Mode FPAA SoC"],"prefix":"10.1109","author":[{"given":"Suma","family":"George","sequence":"first","affiliation":[]},{"given":"Sihwan","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Sahil","family":"Shah","sequence":"additional","affiliation":[]},{"given":"Jennifer","family":"Hasler","sequence":"additional","affiliation":[]},{"given":"Michelle","family":"Collins","sequence":"additional","affiliation":[]},{"given":"Farhan","family":"Adil","sequence":"additional","affiliation":[]},{"given":"Richard","family":"Wunderlich","sequence":"additional","affiliation":[]},{"given":"Stephen","family":"Nease","sequence":"additional","affiliation":[]},{"given":"Shubha","family":"Ramakrishnan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","year":"2011","journal-title":"PSoC5 Data Sheet"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2056832"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2504118"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378248"},{"key":"ref14","article-title":"Winner-take-all networks of O(N) complexity","author":"lazzaro","year":"1989","journal-title":"Advances in Neural Information Processing Systems 1"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2245351"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2002.1187190"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.905642"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2356197"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493879"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2005697"},{"key":"ref4","first-page":"651","article-title":"A 531 nW\/MHz, $128\\times 32$ current-mode programmable analog vector-matrix multiplier with over two decades of linearity","author":"chawla","year":"2004","journal-title":"Proc IEEE CICC"},{"key":"ref27","first-page":"-1092i","article-title":"A continuous-time field programmable analog array (FPAA) consisting of digitally reconfigurable ${\\mathrm{ G}}_{M}$ -cells","author":"becker","year":"2004","journal-title":"Proc ISCAS"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2211049"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2178126"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2165755"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2013.00118"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/5.58356"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2194847"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2290305"},{"key":"ref1","year":"2015","journal-title":"OpenMSP430 Project Open Core MSP430"},{"key":"ref20","article-title":"Wiring considerations in analog VLSI systems, with application to field-programmable networks","author":"sivilotti","year":"1991"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1049\/el:19920017"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/4.982418"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2004.1329340"},{"key":"ref23","article-title":"10 MHz FPAA prototype based on CMOS current conveyors","author":"gaudet","year":"1999","journal-title":"Proc Micronet Annu Workshop"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.853401"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320937"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/4359553\/7374749.pdf?arnumber=7374749","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:44:02Z","timestamp":1642005842000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7374749\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2504119","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016]]}}}