{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T13:05:23Z","timestamp":1773839123203,"version":"3.50.1"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2016,6,1]],"date-time":"2016-06-01T00:00:00Z","timestamp":1464739200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100000732","name":"U.K.-India Education and Research Initiative","doi-asserted-by":"publisher","award":["UKUTP201100134"],"award-info":[{"award-number":["UKUTP201100134"]}],"id":[{"id":"10.13039\/501100000732","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000266","name":"EPSRC","doi-asserted-by":"crossref","award":["EP\/M014126\/1"],"award-info":[{"award-number":["EP\/M014126\/1"]}],"id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,6]]},"DOI":"10.1109\/tvlsi.2015.2504391","type":"journal-article","created":{"date-parts":[[2016,1,6]],"date-time":"2016-01-06T14:10:39Z","timestamp":1452089439000},"page":"2402-2406","source":"Crossref","is-referenced-by-count":43,"title":["A Normal I\/O Order Radix-2 FFT Architecture to Process Twin Data Streams for MIMO"],"prefix":"10.1109","volume":"24","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5851-5689","authenticated-orcid":false,"given":"Antony Xavier","family":"Glittas","sequence":"first","affiliation":[]},{"given":"Mathini","family":"Sellathurai","sequence":"additional","affiliation":[]},{"given":"Gopalakrishnan","family":"Lakshminarayanan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2013.6572279"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2187406"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2178275"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2008.2008074"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2319335"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2194315"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISVDAT.2014.6881052"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2164141"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2147338"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.920320"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2327271"},{"key":"ref1","first-page":"766","article-title":"A new approach to pipeline FFT processor","author":"he","year":"1996","journal-title":"Proc 10th Int Parallel Process Symp"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7476004\/07373683.pdf?arnumber=7373683","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:44:02Z","timestamp":1641987842000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7373683\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,6]]},"references-count":12,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2504391","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,6]]}}}