{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,21]],"date-time":"2026-01-21T12:14:31Z","timestamp":1768997671858,"version":"3.49.0"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2016,6,1]],"date-time":"2016-06-01T00:00:00Z","timestamp":1464739200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/3.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100000266","name":"Engineering and Physical Sciences Research Council","doi-asserted-by":"publisher","award":["EP\/H051155\/1"],"award-info":[{"award-number":["EP\/H051155\/1"]}],"id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,6]]},"DOI":"10.1109\/tvlsi.2015.2504871","type":"journal-article","created":{"date-parts":[[2016,1,6]],"date-time":"2016-01-06T14:10:39Z","timestamp":1452089439000},"page":"2262-2274","source":"Crossref","is-referenced-by-count":19,"title":["Streaming Elements for FPGA Signal and Image Processing Accelerators"],"prefix":"10.1109","volume":"24","author":[{"given":"Peng","family":"Wang","sequence":"first","affiliation":[]},{"given":"John","family":"McAllister","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-007-0143-9"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344704"},{"key":"ref11","year":"2014","journal-title":"MicroBlaze Processor Reference Guide"},{"key":"ref12","year":"2014","journal-title":"Nios II Processor Reference Handbook"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1534916.1534922"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2160463"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950420"},{"key":"ref16","first-page":"261","article-title":"VENICE: A compact vector processor for FPGA applications","author":"severance","year":"2012","journal-title":"Proc Int Conf Field-Program Technol (FPT)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2629443"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"487","DOI":"10.1109\/FPL.2005.1515769","article-title":"An FPGA-based soft multiprocessor system for IPv4 packet forwarding","author":"ravindran","year":"2005","journal-title":"Proc Int Conf Field Program Logic Appl"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2009.41"},{"key":"ref28","year":"2012"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-6345-1_14"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2159542.2159547"},{"key":"ref3","year":"2014","journal-title":"7 Series FPGAs Memory Resources User Guide"},{"key":"ref6","first-page":"747","article-title":"Maximum performance computing with dataflow engines","author":"pell","year":"2014","journal-title":"High-Performance Computing Using FPGAs"},{"key":"ref29","year":"2015","journal-title":"Dillon Engineering—Dual Parallel FFT"},{"key":"ref5","first-page":"431","article-title":"The convey hybrid-core architecture","author":"klauer","year":"2014","journal-title":"High-Performance Computing Using FPGAs"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/SASP.2009.5226333"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"key":"ref2","year":"2014","journal-title":"Stratix V Device Handbook"},{"key":"ref9","first-page":"1","article-title":"High-performance dynamic programming on FPGAs with OpenCL","author":"settle","year":"2013","journal-title":"Proc IEEE High Perform Extreme Comput Conf (HPEC)"},{"key":"ref1","year":"2013","journal-title":"7 Series DSP48E1 Slice User Guide"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2584660"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1023\/A:1024499601571"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/4.92017"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/SiPS.2013.6674507"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2012.2210951"},{"key":"ref26","year":"2011","journal-title":"LogiCORE IP Fast Fourier Transform v7 1"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2013.6638158"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7476004\/07373682.pdf?arnumber=7373682","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:42:00Z","timestamp":1641987720000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7373682\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,6]]},"references-count":30,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2504871","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,6]]}}}