{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T08:47:57Z","timestamp":1774687677921,"version":"3.50.1"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2016,6,1]],"date-time":"2016-06-01T00:00:00Z","timestamp":1464739200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"NSF","award":["CCF-1162267"],"award-info":[{"award-number":["CCF-1162267"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,6]]},"DOI":"10.1109\/tvlsi.2015.2505504","type":"journal-article","created":{"date-parts":[[2016,1,7]],"date-time":"2016-01-07T14:08:31Z","timestamp":1452175711000},"page":"2345-2358","source":"Crossref","is-referenced-by-count":10,"title":["A Fast and Retargetable Framework for Logic-IP-Internal Electromigration Assessment Comprehending Advanced Waveform Effects"],"prefix":"10.1109","volume":"24","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7758-6834","authenticated-orcid":false,"given":"Palkesh","family":"Jain","sequence":"first","affiliation":[]},{"given":"Jordi","family":"Cortadella","sequence":"additional","affiliation":[]},{"given":"Sachin S.","family":"Sapatnekar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2014.6831886"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2004.1283680"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2010.5488746"},{"key":"ref30","first-page":"158","article-title":"Coupled analysis of electromigration reliability and performance in ULSI signal nets","author":"banerjee","year":"2001","journal-title":"Proc IEEE\/ACM Int Conf Comput Aided Design"},{"key":"ref34","article-title":"Electromigration critical length effect and early failures in Cu\/oxide and Cu\/low k interconnects","author":"lee","year":"2003"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/16.557722"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"1587","DOI":"10.1109\/PROC.1969.7340","article-title":"electromigration failure modes in aluminum metallization for semiconductor devices","volume":"57","author":"black","year":"1969","journal-title":"Proceedings of the IEEE"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2012.6241869"},{"key":"ref13","year":"2012","journal-title":"Altos Tool User-Manual"},{"key":"ref14","author":"sapatnekar","year":"2004","journal-title":"Timing"},{"key":"ref15","article-title":"Modeling and simulation of VLSI interconnections with moments","author":"mccormick","year":"1989"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/43.331409"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2024245"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775933"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2169686"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751847"},{"key":"ref4","year":"2013","journal-title":"ITRS Interconnect Summary"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1561\/1000000007"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2160882"},{"key":"ref6","year":"0","journal-title":"JEDEC Reliability Standards JC14"},{"key":"ref29","year":"2015","journal-title":"Automotive Processors Overview"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"90530o","DOI":"10.1117\/12.2045660","article-title":"Optimizing standard cell design for quality","volume":"9053","author":"yuan","year":"2014","journal-title":"Proc SPIE"},{"key":"ref8","year":"2014","journal-title":"Encounter Design Implementation Tool User Manual"},{"key":"ref7","year":"0","journal-title":"AEC Q100 Specification AEC-Q003 Rev-A"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593180"},{"key":"ref9","year":"2014","journal-title":"Magma-Talus Implementation Tool User Manual"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2451916.2451925"},{"key":"ref20","article-title":"Method of employing slew dependent pin capacitances to capture interconnect parasitics during timing abstraction of VLSI circuits","author":"sinha","year":"2012"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629920"},{"key":"ref21","article-title":"CCS-timing: Composite current source delay modeling","author":"mullen","year":"2005","journal-title":"Proc DAC"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283790"},{"key":"ref23","year":"0","journal-title":"Hspice User Manual"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283826"},{"key":"ref25","year":"0","journal-title":"PTPX Power Estimation Tool"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7476004\/07374743.pdf?arnumber=7374743","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:44:02Z","timestamp":1641987842000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7374743\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,6]]},"references-count":34,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2505504","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,6]]}}}