{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,30]],"date-time":"2022-03-30T10:24:59Z","timestamp":1648635899712},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/Crown.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016]]},"DOI":"10.1109\/tvlsi.2015.2506607","type":"journal-article","created":{"date-parts":[[2016,1,6]],"date-time":"2016-01-06T19:10:39Z","timestamp":1452107439000},"page":"1-12","source":"Crossref","is-referenced-by-count":1,"title":["A Top-Down Design Methodology Encompassing Components Variations Due to Wide-Range Operation in Frequency Synthesizer PLLs"],"prefix":"10.1109","author":[{"given":"Omar","family":"Abdelfattah","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"George","family":"Gal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gordon W.","family":"Roberts","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ishiang","family":"Shih","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yi-Chi","family":"Shih","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2190677"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2003.1249422"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.658619"},{"key":"ref13","article-title":"Phase noise and jitter, Agilent EEs of EDA","author":"poore","year":"2001"},{"key":"ref14","first-page":"131","article-title":"Distributed MOS varactor biasing for VCO gain equalization in $0.13~\\mu $ m CMOS technology","author":"mira","year":"2004","journal-title":"Proc IEEE Radio Freq Integr Circuits Symp (RFIC)"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"399","DOI":"10.1109\/TCSII.2007.914896","article-title":"A wide-band CMOS LC VCO with linearized coarse tuning characteristics","volume":"55","author":"kim","year":"2008","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref16","first-page":"57","article-title":"A 30–40 GHz fractional-N frequency synthesizer development using a Verilog-A high-level design methodology","author":"gal","year":"2012","journal-title":"Proc IEEE 55th Int Midwest Symp Circuits Syst (MWSCAS)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/CCECE.2014.6901071"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/BCTM.2011.6082741"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2009.5135551"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2104551"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2051476"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2362332"},{"key":"ref5","first-page":"1","article-title":"A 2.7 GHz to 7 GHz fractional-N LCPLL utilizing multimetal layer SoC technology in 28 nm CMOS","author":"lee","year":"2014","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"1160","DOI":"10.1109\/TCSI.2008.2008502","article-title":"Fast statistical analysis of process variation effects using accurate PLL behavioral models","volume":"56","author":"kuo","year":"2009","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref7","article-title":"Modeling jitter in PLL-based frequency synthesizers","author":"kundert","year":"2006"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2049790"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012676"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.821910"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.882122"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2010.5548572"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/0-306-47673-8_28"},{"key":"ref24","doi-asserted-by":"crossref","first-page":"638","DOI":"10.1109\/TCSII.2002.805627","article-title":"A CMOS high-speed wide-range programmable counter","volume":"49","author":"lee","year":"2002","journal-title":"IEEE Trans Circuits Syst II Analog Digit Signal Process"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/4.720407"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2013.6573579"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852420"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/4359553\/7373662.pdf?arnumber=7373662","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:42:08Z","timestamp":1642005728000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7373662\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2506607","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016]]}}}