{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:30Z","timestamp":1740133290736,"version":"3.37.3"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"crossref","award":["2010-0029366","2014R1A2A2A01007051"],"award-info":[{"award-number":["2010-0029366","2014R1A2A2A01007051"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015]]},"DOI":"10.1109\/tvlsi.2015.2506730","type":"journal-article","created":{"date-parts":[[2015,12,29]],"date-time":"2015-12-29T18:19:27Z","timestamp":1451413167000},"page":"1-13","source":"Crossref","is-referenced-by-count":3,"title":["Flexible ECC Management for Low-Cost Transient Error Protection of Last-Level Caches"],"prefix":"10.1109","author":[{"given":"Jeongkyu","family":"Hong","sequence":"first","affiliation":[]},{"given":"Soontae","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2005.23"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244100"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.1996.507828"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2008.4681832"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2004.1349323"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/307338.301000"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IAS.2009.354"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2003.1209939"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937453"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.202"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168940"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000091"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1950.tb00463.x"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1147\/rd.144.0395"},{"article-title":"CACTI 6.0: A tool to model large caches","year":"2009","author":"muralimanohar","key":"ref28"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/40.877951"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2000.898054"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.174"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/4.98975"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.19"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654109"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555771"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2002.1175845"},{"key":"ref9","first-page":"499","article-title":"Choosing an error protection scheme for a microprocessor’s L1 data cache","author":"sadler","year":"2006","journal-title":"Proc Int Conf Comput Design"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1225959"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1993.698560"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919638"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852159"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/2.869367"},{"key":"ref26","first-page":"1","article-title":"SimPoint 3.0: Faster and more flexible program analysis","volume":"7","author":"hamerly","year":"2005","journal-title":"Instruction-Level Parallelism"},{"journal-title":"Computer Architecture A Quantitative Approach","year":"2012","author":"hennessy","key":"ref25"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/4359553\/7368208.pdf?arnumber=7368208","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:46:06Z","timestamp":1641987966000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7368208\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2506730","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2015]]}}}