{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:37:31Z","timestamp":1781887051812,"version":"3.54.5"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2016,7,1]],"date-time":"2016-07-01T00:00:00Z","timestamp":1467331200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Texas Analog Center of Excellence"},{"DOI":"10.13039\/100004361","name":"Texas Instruments","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004361","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,7]]},"DOI":"10.1109\/tvlsi.2015.2508045","type":"journal-article","created":{"date-parts":[[2016,1,6]],"date-time":"2016-01-06T14:10:39Z","timestamp":1452089439000},"page":"2511-2520","source":"Crossref","is-referenced-by-count":41,"title":["A 1\u201316 Gb\/s All-Digital Clock and Data Recovery With a Wideband High-Linearity Phase Interpolator"],"prefix":"10.1109","volume":"24","author":[{"given":"Guoying","family":"Wu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Deping","family":"Huang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jingxiao","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ping","family":"Gui","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tianwei","family":"Liu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shita","family":"Guo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rui","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yanli","family":"Fan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sudipto","family":"Chakraborty","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mark","family":"Morgan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref32","article-title":"Continuous-rate clock recovery circuit","author":"kenney","year":"2013"},{"key":"ref31","first-page":"1","article-title":"A 6.5 Mb\/s to 11.3 Gb\/s continuous-rate clock and data recovery","author":"kenney","year":"2014","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405753"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914290"},{"key":"ref11","article-title":"High performance inter-chip signalling","author":"sidiropoulos","year":"1998"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914287"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.962286"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2296152"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185572"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804336"},{"key":"ref17","first-page":"184","article-title":"A 650 Mb\/s-to-8 Gb\/s referenceless CDR circuit with automatic acquisition of data rate","author":"lee","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf -Dig Tech Papers (ISSCC)"},{"key":"ref18","first-page":"144","article-title":"A 180-Mb\/s to 3.2-Gb\/s, continuous-rate, fast-locking CDR without using external reference clock","author":"hwang","year":"2007","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (ASSCC)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.862071"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215781"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.843624"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2158719"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405733"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.1004575"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2258255"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.173100"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.641688"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2021913"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2008.930152"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818577"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.856577"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2256172"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"1571","DOI":"10.1109\/JSSC.2004.831600","article-title":"Analysis and modeling of bang-bang clock and data recovery circuits","volume":"39","author":"lee","year":"2004","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1049\/el:19750415"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2216451"},{"key":"ref23","first-page":"34","article-title":"Designing bang-bang PLLs for clock and data recovery in serial data transmission systems","author":"walker","year":"2003","journal-title":"Phase-Locking in High-Performance Systems From Devices to Architectures"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.916626"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"130","DOI":"10.1109\/DTIS.2007.4449506","article-title":"A digitally controlled 5 GHz analog phase interpolator with 10 GHz LC PLL","author":"benyahia","year":"2007","journal-title":"Proc Int Conf Design Technol Integr Syst Nanosc Era (DTIS)"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7498705\/07373665.pdf?arnumber=7373665","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:43:19Z","timestamp":1641987799000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7373665\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,7]]},"references-count":32,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2508045","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,7]]}}}