{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,4]],"date-time":"2025-11-04T10:32:14Z","timestamp":1762252334442,"version":"3.37.3"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2016,7,1]],"date-time":"2016-07-01T00:00:00Z","timestamp":1467331200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["HR0011-11-1-0011"],"award-info":[{"award-number":["HR0011-11-1-0011"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,7]]},"DOI":"10.1109\/tvlsi.2015.2513369","type":"journal-article","created":{"date-parts":[[2016,2,8]],"date-time":"2016-02-08T14:12:52Z","timestamp":1454940772000},"page":"2521-2534","source":"Crossref","is-referenced-by-count":12,"title":["Built-In Self-Test Methodology With Statistical Analysis for Electrical Diagnosis of Wearout in a Static Random Access Memory Array"],"prefix":"10.1109","volume":"24","author":[{"given":"Woongrae","family":"Kim","sequence":"first","affiliation":[]},{"given":"Chang-Chih","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Dae-Hyun","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Linda","family":"Milor","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852295"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2014.6861125"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378651"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2357756"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.328"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2013.06.003"},{"key":"ref14","article-title":"Design and simulation of 6T SRAM cell architectures in 32 nm technology","author":"apostolidis","year":"2015","journal-title":"Proc Pan-Hellenic Conf Electron Telecommun (PACET)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2119500"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IWASI.2013.6576097"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2011.5784455"},{"journal-title":"Leon3 Processor","year":"2005","key":"ref18"},{"journal-title":"MiBench benchmark","year":"2001","key":"ref19"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250885"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1996.510847"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2007.12"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/66.382283"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2010.5469614"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.5194\/ars-7-191-2009"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IWASI.2011.6004692"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ETSYM.2010.5512768"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2014.6818746"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/54.211524"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2004.75"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2008996"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2013.6523624"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2002.1175948"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"118","DOI":"10.1109\/TVLSI.2014.2301458","article-title":"A method for improving power grid resilience to electromigration-caused via failures","volume":"23","author":"li","year":"2015","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DCIS.2014.7035560"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2006.07.053"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/IIRW.2014.7049521"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2015.7116289"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7498705\/07401105.pdf?arnumber=7401105","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:43:19Z","timestamp":1641987799000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7401105\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,7]]},"references-count":31,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2513369","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2016,7]]}}}