{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,25]],"date-time":"2026-03-25T15:45:17Z","timestamp":1774453517916,"version":"3.50.1"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2016,8,1]],"date-time":"2016-08-01T00:00:00Z","timestamp":1470009600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Department of Special Assistance Grant within the University Grants Commission, Government of India"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,8]]},"DOI":"10.1109\/tvlsi.2016.2520490","type":"journal-article","created":{"date-parts":[[2016,2,8]],"date-time":"2016-02-08T14:12:52Z","timestamp":1454940772000},"page":"2634-2642","source":"Crossref","is-referenced-by-count":161,"title":["Single-Ended Schmitt-Trigger-Based Robust Low-Power SRAM Cell"],"prefix":"10.1109","volume":"24","author":[{"given":"Sayeed","family":"Ahmad","sequence":"first","affiliation":[]},{"given":"Mohit Kumar","family":"Gupta","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1636-7080","authenticated-orcid":false,"given":"Naushad","family":"Alam","sequence":"additional","affiliation":[]},{"given":"Mohd.","family":"Hasan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2377518"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.915499"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2010.01.003"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.891726"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914328"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2014.11.018"},{"key":"ref15","first-page":"388","article-title":"A 32 kb 10T subthreshold SRAM array with bit-interleaving and differential read scheme in 90 nm CMOS","author":"chang","year":"2008","journal-title":"Proc IEEE Int Solid State Circuits Conf"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2100834"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001903"},{"key":"ref18","first-page":"1452","article-title":"Low power and robust 7T dual- ${\\rm V}_{\\rm t}$ SRAM circuit","author":"tawfik","year":"2008","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2187474"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052809"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2332267"},{"key":"ref27","year":"2015"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2071690"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2007.4547603"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.7567\/JJAP.54.04DC09"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2181387"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.877276"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859030"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2014.2323233"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120957"},{"key":"ref9","first-page":"128","article-title":"Stable SRAM cell design for the 32 nm node and beyond","author":"chang","year":"2005","journal-title":"Proc Symp VLSI Technol"},{"key":"ref20","first-page":"478","article-title":"A read-static-noise-margin-free SRAM cell for low- ${\\rm V}_{\\rm dd}$ and high-speed applications","author":"takeda","year":"2005","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.897148"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2013.04.007"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2291064"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.883344"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2039529"},{"key":"ref25","year":"2015"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7519042\/07401131.pdf?arnumber=7401131","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:43:31Z","timestamp":1641987811000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7401131\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,8]]},"references-count":30,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2016.2520490","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,8]]}}}