{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:31Z","timestamp":1740133291650,"version":"3.37.3"},"reference-count":9,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2016,8,1]],"date-time":"2016-08-01T00:00:00Z","timestamp":1470009600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea within the Ministry of Science, ICT and Future Planning through the Basic Science Research Program","doi-asserted-by":"publisher","award":["2013R1A1A1005534"],"award-info":[{"award-number":["2013R1A1A1005534"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,8]]},"DOI":"10.1109\/tvlsi.2016.2520491","type":"journal-article","created":{"date-parts":[[2016,2,8]],"date-time":"2016-02-08T14:12:52Z","timestamp":1454940772000},"page":"2799-2802","source":"Crossref","is-referenced-by-count":4,"title":["Efficient High-Level Synthesis for Nested Loops of Nonrectangular Iteration Spaces"],"prefix":"10.1109","volume":"24","author":[{"given":"Hyeonuk","family":"Sim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Atul","family":"Rahman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jongeun","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718367"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-16086-3_3"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"163","DOI":"10.1109\/CGO.2004.1281672","article-title":"Single-dimension software pipelining for multi-dimensional loops","author":"rong","year":"2004","journal-title":"Proc Int Symp Code Generation and Optimization"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.1998.678173"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2228270"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2001744"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.70790"},{"journal-title":"Compilers Principles Techniques and Tools","year":"2006","author":"aho","key":"ref9"},{"article-title":"‘C-Level’ programming of parallel coprocessor accelerators","year":"2010","author":"ylvisaker","key":"ref1"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7519042\/07401111.pdf?arnumber=7401111","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:43:30Z","timestamp":1641987810000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7401111\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,8]]},"references-count":9,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2016.2520491","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2016,8]]}}}