{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:45:28Z","timestamp":1761648328578},"reference-count":46,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2016,9,1]],"date-time":"2016-09-01T00:00:00Z","timestamp":1472688000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/tvlsi.2016.2523124","type":"journal-article","created":{"date-parts":[[2016,2,15]],"date-time":"2016-02-15T19:10:10Z","timestamp":1455563410000},"page":"2861-2872","source":"Crossref","is-referenced-by-count":24,"title":["Magnetic Domain-Wall Racetrack Memory-Based Nonvolatile Logic for Low-Power Computing and Fast Run-Time-Reconfiguration"],"prefix":"10.1109","volume":"24","author":[{"given":"Kejie","family":"Huang","sequence":"first","affiliation":[]},{"given":"Rong","family":"Zhao","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2014.6881523"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.365"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1038\/nmat3311"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1126\/science.1154587"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131604"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424242"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/NanoArch.2013.6623047"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/NanoArch.2013.6623033"},{"key":"ref35","author":"patterson","year":"2013","journal-title":"Computer Organization and Design The Hardware\/Software Interface"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1038\/srep01829"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757531"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090704"},{"key":"ref40","first-page":"1","article-title":"Racetrack memory-based nonvolatile storage elements for multicontext FPGAs","volume":"pp","author":"huang","year":"2015","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref12","first-page":"194","article-title":"Nonvolatile logic-in-memory array processor in 90 nm MTJ\/MOS achieving 75% leakage reduction using cycle-based power gating","author":"natsui","year":"2013","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2220507"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/NVMTS.2014.7060834"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2014.6880495"},{"key":"ref16","first-page":"1","article-title":"Array organization and data management exploration in racetrack memory","volume":"pp","author":"sun","year":"2014","journal-title":"IEEE Trans Comput"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131603"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1126\/science.1145799"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333707"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.853692"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.92.086601"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.96.096601"},{"key":"ref3","first-page":"283","article-title":"A high-throughput and low-latency interconnection network for multi-core clusters with 3-D stacked L2 tightly-coupled data memory","author":"kang","year":"2012","journal-title":"Proc IEEE\/IFIP 20th IEEE Int Conf VLSI Syst -Chip"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-7609-3_6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.874752"},{"key":"ref29","first-page":"33","article-title":"Spin-transfer torque MRAM (STT-MRAM): Challenges and prospects","volume":"18","author":"huai","year":"2008","journal-title":"AAPPS Bull"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2312499"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/951710.951729"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2005.856795"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2013.2280338"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.820651"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488799"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2224256"},{"key":"ref22","first-page":"258","author":"tsuchida","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853233"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176872"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1063\/1.2926664"},{"key":"ref23","first-page":"434","article-title":"A 0.5 V 4 Mb logic-process compatible embedded resistive RAM (ReRAM) in 65 nm CMOS using low-voltage currentmode sensing scheme with 45 ns random read time","author":"chang","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1038\/nmat3020"},{"key":"ref26","first-page":"268","article-title":"A 90 nm 4 Mb embedded phase-change memory with 1.2 V 12 ns read access time and 1 MB\/s write throughput","author":"de sandre","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1126\/science.1197468"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131480"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1002\/9780470022184.hmm210"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7549121\/07407400.pdf?arnumber=7407400","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:43:11Z","timestamp":1642005791000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7407400\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":46,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2016.2523124","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,9]]}}}