{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,12]],"date-time":"2025-06-12T04:16:43Z","timestamp":1749701803740},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2016,8,1]],"date-time":"2016-08-01T00:00:00Z","timestamp":1470009600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,8]]},"DOI":"10.1109\/tvlsi.2016.2530680","type":"journal-article","created":{"date-parts":[[2016,3,2]],"date-time":"2016-03-02T19:13:29Z","timestamp":1456946009000},"page":"2803-2807","source":"Crossref","is-referenced-by-count":14,"title":["An Equalizer With Controllable Transfer Function for 6-Gb\/s HDMI and 5.4-Gb\/s DisplayPort Receivers in 28-nm UTBB-FDSOI"],"prefix":"10.1109","volume":"24","author":[{"given":"Paramjeet Singh","family":"Sahni","sequence":"first","affiliation":[]},{"given":"Suresh Chandra","family":"Joshi","sequence":"additional","affiliation":[]},{"given":"Nitin","family":"Gupta","sequence":"additional","affiliation":[]},{"given":"Gangaikondan Subramani","family":"Visweswaran","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","first-page":"2858","DOI":"10.1109\/TCSI.2012.2206456","article-title":"A 5.4\/2.7\/1.62-Gb\/s receiver for DisplayPort version 1.2 with multi-rate operation scheme","volume":"59","author":"lee","year":"2012","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref3","year":"2015","journal-title":"Backplane Applications With 28 nm FPGAs"},{"key":"ref10","first-page":"190","article-title":"A 250 Mb\/s-to-3.4 Gb\/s HDMI receiver with adaptive loop updating frequencies and an adaptive equalizer","author":"luo","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2037474"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2010.5681067"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.903076"},{"key":"ref12","first-page":"1","article-title":"A 4K $\\times 2$ K@60 fps multi-standard TV SoC processor with integrated HDMI\/MHL receiver","author":"ju","year":"2014","journal-title":"Proc Symp VLSI circuits (VLSI)"},{"key":"ref8","year":"2013","journal-title":"High Definition Multimedia Interface Standard Rev 2 0"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818567"},{"key":"ref2","article-title":"OIF-28G-VSR channel simulations","author":"szczepanek","year":"2012"},{"key":"ref9","year":"2012","journal-title":"DisplayPort Standard Rev 1 2a"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2023299"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7519042\/07423801.pdf?arnumber=7423801","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:43:30Z","timestamp":1642005810000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7423801\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,8]]},"references-count":12,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2016.2530680","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,8]]}}}