{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T14:39:23Z","timestamp":1775054363945,"version":"3.50.1"},"reference-count":49,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2016,10,1]],"date-time":"2016-10-01T00:00:00Z","timestamp":1475280000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Chongqing High-Tech Research Program","award":["cstc2015jcyjA40042"],"award-info":[{"award-number":["cstc2015jcyjA40042"]}]},{"name":"Chongqing High-Tech Research Program","award":["cstc2014yykfB40007"],"award-info":[{"award-number":["cstc2014yykfB40007"]}]},{"DOI":"10.13039\/501100001809","name":"Natural Science Foundation of China","doi-asserted-by":"crossref","award":["61402060"],"award-info":[{"award-number":["61402060"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]},{"name":"National 863 Programs","award":["2013AA013202"],"award-info":[{"award-number":["2013AA013202"]}]},{"name":"National 863 Programs","award":["2015AA015304"],"award-info":[{"award-number":["2015AA015304"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/tvlsi.2016.2535359","type":"journal-article","created":{"date-parts":[[2016,3,15]],"date-time":"2016-03-15T18:17:56Z","timestamp":1458065876000},"page":"3027-3040","source":"Crossref","is-referenced-by-count":32,"title":["Application Mapping and Scheduling for Network-on-Chip-Based Multiprocessor System-on-Chip With Fine-Grain Communication Optimization"],"prefix":"10.1109","volume":"24","author":[{"given":"Lei","family":"Yang","sequence":"first","affiliation":[]},{"given":"Weichen","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Weiwen","family":"Jiang","sequence":"additional","affiliation":[]},{"given":"Mengquan","family":"Li","sequence":"additional","affiliation":[]},{"given":"Juan","family":"Yi","sequence":"additional","affiliation":[]},{"given":"Edwin Hsing-Mean","family":"Sha","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","first-page":"164","article-title":"Contention-aware application mapping for network-on-chip communication architectures","author":"chou","year":"2008","journal-title":"Proc IEEE Int Conf Comput Design (ICCD)"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071448"},{"key":"ref33","first-page":"184","article-title":"An application specific NoC mapping for optimized delay","author":"zhou","year":"2006","journal-title":"Proc IEEE Int Conf Design Test Integr Syst (DTIS) Nano Technol"},{"key":"ref32","first-page":"180","article-title":"A two-step genetic algorithm for mapping task graphs to a network on chip architecture","author":"lei","year":"2003","journal-title":"Proc Euromicro Symp Digit Syst Design"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372566"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2111270"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2004.1347957"},{"key":"ref36","doi-asserted-by":"crossref","first-page":"1748","DOI":"10.1109\/TCAD.2013.2266405","article-title":"Mapping and scheduling of tasks and communications on many-core SoC under local memory constraint","volume":"32","author":"lee","year":"2013","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2010.10.004"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ICPPW.2001.951976"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2010.04.007"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2009.145"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1629435.1629498"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-94-007-3958-1_4"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2002.1016885"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCC-CSS-ICESS.2015.60"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488734"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2012.10.004"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2020876.2020920"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.106"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2008.4694878"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428097"},{"key":"ref10","article-title":"Classification, customization, and characterization: Using MILP for task allocation and scheduling","author":"davare","year":"2006"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364415"},{"key":"ref11","article-title":"Experimental evaluation of task scheduling accuracy: implications for the scheduling model","volume":"e86 d","author":"sinnen","year":"2003","journal-title":"IEICE Trans Inf Syst"},{"key":"ref12","first-page":"69","article-title":"Key research problems in NoC design: A holistic perspective","author":"marculescu","year":"2005","journal-title":"Proc IEEE\/ACM\/IFIP Int Conf Hardw -Softw Codesign Syst Synth (CODES+ISSS)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2010691"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2061613"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2011.49"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763263"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2178620"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742910"},{"key":"ref19","first-page":"1","article-title":"Contention-aware task and communication co-scheduling for network-on-chip based multiprocessor system-on-chip","author":"yang","year":"2014","journal-title":"Proc IEEE 20th Int Conf Embedded Real-Time Comput Syst Appl (RTCSA)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2005.64"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2656045.2656056"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2008.49"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2010.204"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/PDP.2014.107"},{"key":"ref49","article-title":"Distributed sensor network-on-chip for performance optimization of soft-error-tolerant multiprocessor system-on-chip","author":"liu","year":"2015","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CASES.2015.7324553"},{"key":"ref9","first-page":"906","article-title":"Research on QoS of PTN-based power distribution communication network","volume":"2","author":"ke","year":"2011","journal-title":"Proc Int Conf Comput Sci Netw Technol (ICCSNT)"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2160348"},{"key":"ref45","article-title":"DSPstone: A DSP-oriented benchmarking methodology","author":"\u017eivojnovi?","year":"1994","journal-title":"Proc ICSPAT"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/2564928"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/ICME.2007.4285040"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2003.07.005"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364414"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/HSC.1998.666245"},{"key":"ref43","first-page":"406","article-title":"An efficient algorithm for the physical mapping of clustered task graphs onto multiprocessor architectures","author":"koziris","year":"2000","journal-title":"Proc 8th Euromicro Workshop PDP"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7575595\/07434061.pdf?arnumber=7434061","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:07:42Z","timestamp":1642003662000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7434061\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":49,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2016.2535359","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,10]]}}}