{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T16:23:52Z","timestamp":1764174232948,"version":"3.37.3"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2016,8,1]],"date-time":"2016-08-01T00:00:00Z","timestamp":1470009600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Binational Science Foundation","award":["2012139"],"award-info":[{"award-number":["2012139"]}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1329374"],"award-info":[{"award-number":["CCF-1329374"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100011039","name":"Intelligence Advanced Research Projects Activity","doi-asserted-by":"crossref","award":["W911NF-14-C-0089"],"award-info":[{"award-number":["W911NF-14-C-0089"]}],"id":[{"id":"10.13039\/100011039","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/100004351","name":"Grants from Cisco Systems and Intel","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004351","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,8]]},"DOI":"10.1109\/tvlsi.2016.2535370","type":"journal-article","created":{"date-parts":[[2016,3,15]],"date-time":"2016-03-15T14:17:56Z","timestamp":1458051476000},"page":"2778-2786","source":"Crossref","is-referenced-by-count":11,"title":["Noise Coupling Models in Heterogeneous 3-D ICs"],"prefix":"10.1109","volume":"24","author":[{"given":"Boris","family":"Vaisband","sequence":"first","affiliation":[]},{"given":"Eby G.","family":"Friedman","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2323018"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2226243"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/COMMAD.2014.7038694"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5937837"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2166156"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2013.10.006"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-7871-4"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131504"},{"journal-title":"Predictive Technology Model (PTM)","year":"0","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1983.1051966"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2054119"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2003518"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855961"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1023\/A:1011204026940"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2026200"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2483028.2483111"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2005195"},{"journal-title":"High Performance Integrated Circuits","year":"2012","author":"salman","key":"ref1"},{"journal-title":"Three-Dimensional Integrated Circuit Design","year":"2009","author":"pavlidis","key":"ref9"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1117\/12.448170","article-title":"Space applications for HgCdTe at FIR wavelengths between 50 and $150~\\mu $ m","volume":"4454","author":"betz","year":"2001","journal-title":"Proc SPIE"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/4.494196"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.808683"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7519042\/07434057.pdf?arnumber=7434057","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:43:31Z","timestamp":1641987811000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7434057\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,8]]},"references-count":22,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2016.2535370","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2016,8]]}}}