{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,14]],"date-time":"2026-07-14T14:59:00Z","timestamp":1784041140891,"version":"3.55.0"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2016,10,1]],"date-time":"2016-10-01T00:00:00Z","timestamp":1475280000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"E.C. program AEGLE","award":["H2020"],"award-info":[{"award-number":["H2020"]}]},{"name":"E.C. program AEGLE","award":["No: 644906"],"award-info":[{"award-number":["No: 644906"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/tvlsi.2016.2535398","type":"journal-article","created":{"date-parts":[[2016,3,15]],"date-time":"2016-03-15T18:17:56Z","timestamp":1458065876000},"page":"3105-3117","source":"Crossref","is-referenced-by-count":119,"title":["Design-Efficient Approximate Multiplication Circuits Through Partial Product Perforation"],"prefix":"10.1109","volume":"24","author":[{"given":"Georgios","family":"Zervakis","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kostas","family":"Tsoumanis","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sotirios","family":"Xydis","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dimitrios","family":"Soudris","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kiamal","family":"Pekmestzi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"1225","DOI":"10.1109\/TVLSI.2009.2020591","article-title":"Design of low-power high-speed truncation-error-tolerant adder and its application in digital signal processing","volume":"18","author":"zhu","year":"2010","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403679"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1926367.1926380"},{"key":"ref13","article-title":"A low-power, high-performance approximate multiplier with configurable partial error recovery","author":"liu","year":"2014","journal-title":"Proc Conf Design Autom Test Eur"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2025113.2025133"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.146"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2465787.2465795"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2333366"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372600"},{"key":"ref19","author":"parhami","year":"2000","journal-title":"Computer Arithmetic Algorithms and Hardware Designs"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346181"},{"key":"ref4","first-page":"1178","article-title":"Data-dependent truncation scheme for parallel multipliers","author":"king","year":"1998","journal-title":"Proc Conf Rec 31st Asilomar Conf Signals Syst Comput"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.1986.4767851"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837492"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2012863"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISP.1993.404467"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.51"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993675"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105401"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2308214"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488873"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645830"},{"key":"ref22","first-page":"349","article-title":"Some schemes for parallel multipliers","volume":"34","author":"dadda","year":"1965","journal-title":"Alta Frequenza"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1986.1052612"},{"key":"ref24","article-title":"Datapath subsystems","author":"weste","year":"2010","journal-title":"CMOS VLSI Design A Circuits and Systems Perspective"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2006.379838"},{"key":"ref26","author":"mekhtarian","year":"2005","journal-title":"Composite Current Source (CCS) Modeling Technology Backgrounder"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2742109"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7575595\/07434040.pdf?arnumber=7434040","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:07:42Z","timestamp":1642003662000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7434040\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":28,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2016.2535398","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,10]]}}}