{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,20]],"date-time":"2026-02-20T18:58:24Z","timestamp":1771613904884,"version":"3.50.1"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2016,10,1]],"date-time":"2016-10-01T00:00:00Z","timestamp":1475280000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61173014"],"award-info":[{"award-number":["61173014"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61472052"],"award-info":[{"award-number":["61472052"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"National 863 Program","award":["2013AA013202"],"award-info":[{"award-number":["2013AA013202"]}]},{"name":"National 863 Program","award":["2015AA015304"],"award-info":[{"award-number":["2015AA015304"]}]},{"name":"Chongqing High-Tech Research Program","award":["cstc2012ggC40005"],"award-info":[{"award-number":["cstc2012ggC40005"]}]},{"name":"Chongqing High-Tech Research Program","award":["cstc2014yykfB40007"],"award-info":[{"award-number":["cstc2014yykfB40007"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/tvlsi.2016.2537400","type":"journal-article","created":{"date-parts":[[2016,3,31]],"date-time":"2016-03-31T18:14:44Z","timestamp":1459448084000},"page":"3094-3104","source":"Crossref","is-referenced-by-count":25,"title":["Efficient Data Placement for Improving Data Access Performance on Domain-Wall Memory"],"prefix":"10.1109","volume":"24","author":[{"given":"Xianzhang","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Edwin Hsing-Mean","family":"Sha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qingfeng","family":"Zhuge","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chun Jason","family":"Xue","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weiwen","family":"Jiang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuangang","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.4304\/jcp.9.5.1066-1076"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2202700"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2014.2356194"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744883"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2379635"},{"key":"ref11","first-page":"3","article-title":"MiBench: A free, commercially representative embedded benchmark suite","author":"guthaus","year":"2001","journal-title":"Proc IEEE Int Workshop Workload Characterization"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/223428.207139"},{"key":"ref13","first-page":"230","article-title":"Low-current perpendicular domain wall motion cell for scalable high-speed MRAM","author":"fukami","year":"2009","journal-title":"Proc VLSI Technol Symp"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.365"},{"key":"ref15","author":"garey","year":"1979","journal-title":"Computers and Intractability A Guide to the Theory of NP-Completeness"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1126\/science.1197468"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1063\/1.4716460"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/48\/10\/105001"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488799"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2014.6881523"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/CASES.2015.7324558"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593161"},{"key":"ref6","first-page":"1","article-title":"Energy efficient in-memory AES encryption based on nonvolatile domain-wall nanowire","author":"wang","year":"2014","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744800"},{"key":"ref5","first-page":"1","article-title":"Accelerating graph computation with racetrack memory and pointer-assisted graph representation","author":"park","year":"2014","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"809","DOI":"10.1109\/TCAD.2013.2238990","article-title":"Data placement and duplication for embedded multicore systems with scratch pad memory","volume":"32","author":"guo","year":"2013","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837461"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333707"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2560019"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"190","DOI":"10.1126\/science.1145799","article-title":"Magnetic domain-wall racetrack memory","volume":"320","author":"parkin","year":"2008","journal-title":"Science"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.1121"},{"key":"ref22","first-page":"1","article-title":"Cache design with domain wall memories","volume":"pp","author":"venkatesan","year":"2015","journal-title":"IEEE Trans Comput"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7168650"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627651"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2015.2391185"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853233"},{"key":"ref25","first-page":"1","article-title":"Array organization and data management exploration in racetrack memory","volume":"pp","author":"sun","year":"2014","journal-title":"IEEE Trans Comput"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7575595\/07445241.pdf?arnumber=7445241","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:07:43Z","timestamp":1642003663000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7445241\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":33,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2016.2537400","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,10]]}}}