{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,24]],"date-time":"2026-06-24T15:46:03Z","timestamp":1782315963159,"version":"3.54.5"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2016,10,1]],"date-time":"2016-10-01T00:00:00Z","timestamp":1475280000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2013-TJ-2449"],"award-info":[{"award-number":["2013-TJ-2449"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2013-TJ-2450"],"award-info":[{"award-number":["2013-TJ-2450"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/tvlsi.2016.2539926","type":"journal-article","created":{"date-parts":[[2016,3,25]],"date-time":"2016-03-25T18:37:20Z","timestamp":1458931040000},"page":"3080-3093","source":"Crossref","is-referenced-by-count":21,"title":["Design Methodology for Voltage-Scaled Clock Distribution Networks"],"prefix":"10.1109","volume":"24","author":[{"given":"Can","family":"Sitik","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Weicheng","family":"Liu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Baris","family":"Taskin","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Emre","family":"Salman","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref30","year":"2011","journal-title":"FreePDK 45 nm Library v1 4"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2483028.2483059"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2701617"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2144595"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840901"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993615"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.53"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2742095"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7168915"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2004.1329358"},{"key":"ref19","year":"2012","journal-title":"Synopsys 32 nm Generic Library"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1992.270316"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.997859"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.825861"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.668997"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034764"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2004.1283704"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.604077"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.1043334"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/92.845893"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/5.929649"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.826204"},{"key":"ref1","author":"salman","year":"2012","journal-title":"High Performance Integrated Circuits"},{"key":"ref20","first-page":"1","article-title":"A 32 nm logic technology featuring $2\\rm ^{nd}$ -generation high- $k$ + metal-gate transistors, enhanced channel strain and 0.171 $\\mu {\\rm m}^{2}$ SRAM cell size in a 291 Mb array","author":"natarajan","year":"2008","journal-title":"Proc IEEE Int Electron Devices Meeting"},{"key":"ref22","first-page":"363","article-title":"A waveform independent gate model for accurate timing analysis","author":"li","year":"2005","journal-title":"Proc IEEE Int Conf Comput Design (ICCD)"},{"key":"ref21","article-title":"Characterizing sequential cells using interdependent setup and hold times, and utilizing the sequential cell characterizations in static timing analysis","author":"dasdan","year":"2009"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974686"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391588"},{"key":"ref26","author":"bakoglu","year":"1990","journal-title":"Circuits Interconnections and Packaging for VLSI"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1063\/1.1697872"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7575595\/07442134.pdf?arnumber=7442134","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:07:41Z","timestamp":1642003661000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7442134\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":30,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2016.2539926","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,10]]}}}