{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,21]],"date-time":"2026-01-21T06:02:33Z","timestamp":1768975353537,"version":"3.49.0"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2016,11,1]],"date-time":"2016-11-01T00:00:00Z","timestamp":1477958400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,11]]},"DOI":"10.1109\/tvlsi.2016.2540071","type":"journal-article","created":{"date-parts":[[2016,4,20]],"date-time":"2016-04-20T18:24:09Z","timestamp":1461176649000},"page":"3268-3281","source":"Crossref","is-referenced-by-count":74,"title":["Noise and Process Variation Tolerant, Low-Power, High-Speed, and Low-Energy Full Adders in CNFET Technology"],"prefix":"10.1109","volume":"24","author":[{"given":"Yavar","family":"Safaei Mehrabani","sequence":"first","affiliation":[]},{"given":"Mohammad","family":"Eshghi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","year":"2015","journal-title":"Predictive technology models"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2038166"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2357057"},{"key":"ref12","first-page":"11","article-title":"Progress in digital integrated electronics","author":"moore","year":"1975","journal-title":"IEDM Tech Dig"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICSPCom.2013.6719815"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2007.911051"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.815366"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2009.2036845"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2004.842068"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD.2006.282864"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1984.1052168"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2121010"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.540066"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1999.777797"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.133177"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1109\/82.996055","article-title":"Design and analysis of low-power 10-transistor full adders using novel XOR-XNOR gates","volume":"49","author":"bui","year":"2002","journal-title":"IEEE Trans Circuits Syst II Analog Digit Signal Process"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2009.2028343"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/GLSV.1999.757461"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.848806"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.895509"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.597298"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.887807"},{"key":"ref1","author":"weste","year":"1988","journal-title":"Principles of CMOS VLSI Design A System Perspective"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:20010170"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.909030"},{"key":"ref21","first-page":"-317v","article-title":"A novel hybrid pass logic with static CMOS output drive full-adder cell","author":"zhang","year":"2003","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/4.303715"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.909043"},{"key":"ref26","year":"2015","journal-title":"Emerging research devices"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/92.988727"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7605567\/07454787.pdf?arnumber=7454787","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:42:49Z","timestamp":1642005769000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7454787\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11]]},"references-count":30,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2016.2540071","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,11]]}}}