{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:34Z","timestamp":1740133294424,"version":"3.37.3"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2016,11,1]],"date-time":"2016-11-01T00:00:00Z","timestamp":1477958400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,11]]},"DOI":"10.1109\/tvlsi.2016.2544811","type":"journal-article","created":{"date-parts":[[2016,4,12]],"date-time":"2016-04-12T14:43:55Z","timestamp":1460472235000},"page":"3296-3309","source":"Crossref","is-referenced-by-count":8,"title":["A Cache-Assisted Scratchpad Memory for Multiple-Bit-Error Correction"],"prefix":"10.1109","volume":"24","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4204-9131","authenticated-orcid":false,"given":"Hamed","family":"Farbeh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nooshin Sadat","family":"Mirzadeh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nahid Farhady","family":"Ghalaty","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seyed-Ghassem","family":"Miremadi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mahdi","family":"Fazeli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hossein","family":"Asadi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/HPCC.2014.59"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/HPCC.2014.100"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/EDCC.2014.25"},{"key":"ref32","first-page":"1","article-title":"Enhanced error correction against multiple-bit-upset based on BCH code for SRAM","author":"ma","year":"2013","journal-title":"Proc of IEEE Int Conf on ASIC (ASICON)"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654109"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555771"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/HPCC.and.EUC.2013.60"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2012.22"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/1878921.1878956"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2770874"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2012.2232671"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2013.6567593"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2012.2186965"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560208"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.202"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2013.6575351"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.40"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2303856"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2111469"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1186736.1186737","article-title":"SPEC CPU2006 benchmark descriptions","volume":"34","author":"henning","year":"2006","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"ref19","first-page":"3","article-title":"MiBench: A free, commercially representative embedded benchmark suite","author":"guthaus","year":"2001","journal-title":"Proc IEEE Int Workshop Workload Characterization"},{"journal-title":"Design compiler user guide Ver E-2010 12","year":"2010","key":"ref28"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000091"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2004.1349323"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2003.1209939"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2011.5784522"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168940"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2533316"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.19"},{"key":"ref7","first-page":"499","article-title":"Choosing an error protection scheme for a microprocessor’s L1 data cache","author":"sadler","year":"2007","journal-title":"Proc Int Conf Comput Design (ICCD)"},{"journal-title":"Renesas Electronics Corporation","year":"2015","key":"ref2"},{"key":"ref9","first-page":"1","article-title":"PSP-cache: A low-cost fault-tolerant cache memory architecture","author":"farbeh","year":"2014","journal-title":"Proc Design Autom Test Eur (DATE)"},{"journal-title":"ARM Corporation","year":"2015","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/EDCC.2012.13"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1997.582323"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2014.6962091"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1375657.1375670"},{"journal-title":"LEON2 Processor User’s Manual Version 1 0 30","year":"2005","key":"ref23"},{"article-title":"CACTI 6.0: A tool to model large caches","year":"2009","author":"muralimanohar","key":"ref26"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2010.2043265"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7605567\/07451282.pdf?arnumber=7451282","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:42:49Z","timestamp":1641987769000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7451282\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11]]},"references-count":40,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2016.2544811","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2016,11]]}}}