{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:34Z","timestamp":1740133294389,"version":"3.37.3"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016]]},"DOI":"10.1109\/tvlsi.2016.2552238","type":"journal-article","created":{"date-parts":[[2016,5,2]],"date-time":"2016-05-02T18:06:42Z","timestamp":1462212402000},"page":"1-14","source":"Crossref","is-referenced-by-count":2,"title":["An Adaptive Process-Variation-Aware Technique for Power-Gating-Induced Power\/Ground Noise Mitigation in MPSoC"],"prefix":"10.1109","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1015-1369","authenticated-orcid":false,"given":"Zhe","family":"Wang","sequence":"first","affiliation":[]},{"given":"Xuan","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Jiang","family":"Xu","sequence":"additional","affiliation":[]},{"given":"Haoran","family":"Li","sequence":"additional","affiliation":[]},{"given":"Rafael K. V.","family":"Maeda","sequence":"additional","affiliation":[]},{"given":"Zhehui","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Peng","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Luan H. K.","family":"Duong","sequence":"additional","affiliation":[]},{"given":"Zhifei","family":"Wang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"crossref","first-page":"483","DOI":"10.7873\/DATE.2015.0630","article-title":"Adaptively Tolerate Power-Gating-Induced Power\/Ground Noise under Process Variations","author":"zhe wang","year":"2015","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2043964"},{"key":"ref33","article-title":"Models of process variations in device and interconnect","author":"boning","year":"1999","journal-title":"Design of High Performance Microprocessor Circuits"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.50"},{"journal-title":"Predictive Technology Model (PTM)","year":"2013","key":"ref31"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364663"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1629395.1629430"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.34"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2010.09.006"},{"journal-title":"International Technology Roadmap for Semiconductors","year":"2013","key":"ref34"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2012.193"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183526"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.883917"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"1203","DOI":"10.1109\/TVLSI.2008.2003516","article-title":"Sleep transistor sizing and adaptive control for supply noise minimization considering resonance","volume":"17","author":"gu","year":"2009","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2190116"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.832939"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.844088"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2055907"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"980","DOI":"10.1145\/1391469.1391716","article-title":"Power gating scheduling for power\/ground noise reduction","author":"hailin jiang","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687485"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2169435"},{"key":"ref4","first-page":"635","article-title":"Minimizing inductive noise in system-on-a-chip with multiple power gating structures","author":"kim","year":"2003","journal-title":"Proc 29th Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.61"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000454"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2008305"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.2008.83"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.1043335"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2110663"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.894428"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146943"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2306959"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159764"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1147\/rd.504.0433"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IWSTM.2001.933825"},{"key":"ref21","first-page":"93","article-title":"Managing process variation in Intel’s 45nm CMOS technology","volume":"12","author":"kuhn","year":"2008","journal-title":"Intel Technol J"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2293477"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2301672"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798233"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560162"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.36"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"2064","DOI":"10.1109\/TCSI.2008.918215","article-title":"Statistical analysis of on-chip power delivery networks considering lognormal leakage current variations with spatial correlation","volume":"55","author":"mi","year":"2008","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIR.2006.307546"},{"article-title":"Modeling, characterization and simulation of on-chip power delivery networks and temperature profile on multi-core microprocessors","year":"2010","author":"li","key":"ref25"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/4359553\/07463494.pdf?arnumber=7463494","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:13:21Z","timestamp":1642004001000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7463494\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"references-count":45,"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2016.2552238","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2016]]}}}