{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,7]],"date-time":"2025-03-07T05:21:52Z","timestamp":1741324912624,"version":"3.38.0"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2016,12,1]],"date-time":"2016-12-01T00:00:00Z","timestamp":1480550400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2016,12,1]],"date-time":"2016-12-01T00:00:00Z","timestamp":1480550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2016,12,1]],"date-time":"2016-12-01T00:00:00Z","timestamp":1480550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,12]]},"DOI":"10.1109\/tvlsi.2016.2553673","type":"journal-article","created":{"date-parts":[[2016,4,29]],"date-time":"2016-04-29T01:03:00Z","timestamp":1461891780000},"page":"3450-3459","source":"Crossref","is-referenced-by-count":37,"title":["Efficiency Optimization of Silicon Photonic Links in 65-nm CMOS and 28-nm FDSOI Technology Nodes"],"prefix":"10.1109","volume":"24","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6241-1740","authenticated-orcid":false,"given":"Robert","family":"Polster","sequence":"first","affiliation":[{"name":"CEA\u2013LETI (Commissariat \u00e0 l\u2019\u00e9nergie atomique et aux \u00e9nergies alternatives\u2013Laboratoire d\u2019electronique des technologies de l\u2019information), Université Grenoble Alpes, Grenoble, France"}]},{"given":"Yvain","family":"Thonnart","sequence":"additional","affiliation":[{"name":"CEA\u2013LETI (Commissariat \u00e0 l\u2019\u00e9nergie atomique et aux \u00e9nergies alternatives\u2013Laboratoire d\u2019electronique des technologies de l\u2019information), Université Grenoble Alpes, Grenoble, France"}]},{"given":"Guillaume","family":"Waltener","sequence":"additional","affiliation":[{"name":"CEA\u2013LETI (Commissariat \u00e0 l\u2019\u00e9nergie atomique et aux \u00e9nergies alternatives\u2013Laboratoire d\u2019electronique des technologies de l\u2019information), Université Grenoble Alpes, Grenoble, France"}]},{"given":"Jos\u00e9-Luis","family":"Gonzalez","sequence":"additional","affiliation":[{"name":"CEA\u2013LETI (Commissariat \u00e0 l\u2019\u00e9nergie atomique et aux \u00e9nergies alternatives\u2013Laboratoire d\u2019electronique des technologies de l\u2019information), Université Grenoble Alpes, Grenoble, France"}]},{"given":"Eric","family":"Cassan","sequence":"additional","affiliation":[{"name":"Institut d\u2019Electronique Fondamentale, Université Paris-Sud, Orsay, France"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/JSTQE.2013.2278885"},{"key":"ref38","first-page":"1","article-title":"56 Gb\/s ring modulator on a 300 mm silicon photonics platform","author":"pantouvaki","year":"2015","journal-title":"Proc Eur Conf Opt Commun (ECOC)"},{"key":"ref33","first-page":"1","article-title":"A 24 Gb\/s 0.71 pJ\/b Si-photonic source-synchronous receiver with adaptive equalization and microring wavelength stabilization","author":"yu","year":"2015","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref32","first-page":"1","article-title":"A 25 Gb\/s hybrid integrated silicon photonic transceiver in 28 nm CMOS and SOI","author":"chen","year":"2015","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref31","first-page":"1","article-title":"A 25 Gb\/s burst-mode receiver for rapidly reconfigurable optical networks","author":"rylyakov","year":"2015","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref30","first-page":"283","article-title":"A 25 Gb\/s 170 \n$\\mu $\nW\/Gb\/s optical receiver in 28 nm CMOS for chip-to-chip optical communication","author":"saeedi","year":"2014","journal-title":"Proc IEEE Radio Freq Integr Circuits Symp"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1038\/ncomms5008"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-29614-0"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/PRIME.2014.6872698"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2008.4708780"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2249812"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/IPEC.2012.6522615"},{"key":"ref11","first-page":"180c","article-title":"A \n$4\\times 9$\n Gb\/s 1 pJ\/b NRZ\/multi-tone serial-data transceiver with crosstalk reduction architecture for multi-drop memory interfaces in 40 nm CMOS","author":"gharibdoust","year":"2015","journal-title":"Proc Symp VLSI Circuits (VLSI Circuits)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2075410"},{"key":"ref13","first-page":"1","article-title":"A \n$4\\times 20$\n Gb\/s WDM ring-based hybrid CMOS silicon photonics transceiver","author":"rakowski","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2189835"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2012.6330643"},{"key":"ref16","first-page":"72","article-title":"10 Gb\/s inverter based cascode transimpedance amplifier in 40 nm CMOS technology","author":"atef","year":"2013","journal-title":"Proc IEEE 16th Int Symp Design Diagnostics Electron Circuits Syst (DDECS)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.827807"},{"key":"ref18","first-page":"314","article-title":"A double-tail latch-type voltage sense amplifier with 18 ps setup+hold time","author":"schinkel","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1364\/OE.19.005172"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/LPT.2012.2200885"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1364\/OE.17.004752"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2011.6044993"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/ncomms5957"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1002\/lpor.201100017"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2011.2179287"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1002\/9780470994535"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/OIC.2015.7115721"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/OIC.2015.7115679"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2197234"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/SMELEC.2014.6920857"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055363"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487668"},{"key":"ref22","first-page":"118","article-title":"A \n$4\\times 25$\n-to-28 Gb\/s 4.9 mW\/Gb\/s –9.7 dBm high-sensitivity optical receiver based on 65 nm CMOS for board-to-board interconnects","author":"takemoto","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1364\/OFC.2011.OThP3"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1007\/BF02124750"},{"key":"ref24","first-page":"120","article-title":"100 Gb\/s Ethernet chipsets in 65 nm CMOS technology","author":"jiang","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2394323"},{"key":"ref23","first-page":"124","article-title":"A ring-resonator-based silicon photonics transceiver with bias-based wavelength stabilization and adaptive-power-sensitivity receiver","author":"li","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2227612"},{"key":"ref25","first-page":"130","article-title":"An 18.6 Gb\/s double-sampling receiver in 65 nm CMOS for ultra-low-power optical communication","author":"nazari","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7744633\/07462281.pdf?arnumber=7462281","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,6]],"date-time":"2025-03-06T18:55:30Z","timestamp":1741287330000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7462281\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,12]]},"references-count":42,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2016.2553673","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2016,12]]}}}