{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T05:38:44Z","timestamp":1761975524098,"version":"3.37.3"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2016,12,1]],"date-time":"2016-12-01T00:00:00Z","timestamp":1480550400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000015","name":"U.S. Department of Energy, Office of Science","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000015","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100006132","name":"National Nuclear Security Administration through the FastFoward program at the Lawrence Livermore National Laboratory","doi-asserted-by":"publisher","award":["B600738"],"award-info":[{"award-number":["B600738"]}],"id":[{"id":"10.13039\/100006132","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,12]]},"DOI":"10.1109\/tvlsi.2016.2555954","type":"journal-article","created":{"date-parts":[[2016,5,11]],"date-time":"2016-05-11T18:07:45Z","timestamp":1462990065000},"page":"3468-3476","source":"Crossref","is-referenced-by-count":10,"title":["System-Level Power Analysis of a Multicore Multipower Domain Processor With ON-Chip Voltage Regulators"],"prefix":"10.1109","volume":"24","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8436-2030","authenticated-orcid":false,"given":"Ayan","family":"Paul","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sang Phill","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dinesh","family":"Somasekhar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Young Moon","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nitin","family":"Borkar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ulya R.","family":"Karpuzcu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chris H.","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"article-title":"Current efficient, low voltage, low dropout regulators","year":"1996","author":"rinc\u00f3n-mora","key":"ref10"},{"journal-title":"Active Voltage Positioning Reduces Output Capacitors Linear Technology","year":"1999","author":"sheehan","key":"ref11"},{"journal-title":"Tesla Server Solutions","year":"2015","key":"ref12"},{"journal-title":"Intel Xeon Phi Product Family Product Brief","year":"2015","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910957"},{"journal-title":"TILE-Mx Multicore Processor","year":"2015","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169034"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2121913"},{"key":"ref4","first-page":"96","article-title":"5.1 POWER8: A 12-core server-class processor in 22 nm SOI with 7.6 Tb\/s off-chip bandwidth","author":"fluhr","year":"2014","journal-title":"Proc Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref3","first-page":"432","article-title":"FIVR—Fully integrated voltage regulators on 4th generation Intel Core SoCs","author":"burton","year":"2014","journal-title":"Proc Appl Power Electron Conf (APEC)"},{"key":"ref6","first-page":"1","article-title":"VRCon: Dynamic reconfiguration of voltage regulators in a multicore platform","author":"lee","year":"2014","journal-title":"Proc Design Autom Test Eur (DATE)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176667"},{"key":"ref8","first-page":"112","article-title":"Haswell: A family of IA 22 nm processors","author":"kurd","year":"2014","journal-title":"Proc Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref7","first-page":"123","article-title":"System level analysis of fast, per-core DVFS using on-chip switching regulators","author":"kim","year":"2008","journal-title":"Proc High Perform Comput Archit (HPCA)"},{"key":"ref2","first-page":"55","article-title":"A fully-integrated switched-capacitor 2:1 voltage converter with regulation capability and 90% efficiency at 2.3A\/mm2","author":"chang","year":"2010","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.902204"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2005.850920"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7744633\/07468580.pdf?arnumber=7468580","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:13:22Z","timestamp":1642004002000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7468580\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,12]]},"references-count":17,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2016.2555954","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2016,12]]}}}