{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,6]],"date-time":"2026-04-06T06:12:19Z","timestamp":1775455939893,"version":"3.50.1"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100000780","name":"European Commission through the H2020 FETHPC EXTRA Project","doi-asserted-by":"publisher","award":["671653"],"award-info":[{"award-number":["671653"]}],"id":[{"id":"10.13039\/501100000780","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,1]]},"DOI":"10.1109\/tvlsi.2016.2562361","type":"journal-article","created":{"date-parts":[[2016,5,25]],"date-time":"2016-05-25T18:20:48Z","timestamp":1464200448000},"page":"151-164","source":"Crossref","is-referenced-by-count":32,"title":["Floorplanning Automation for Partial-Reconfigurable FPGAs via Feasible Placements Generation"],"prefix":"10.1109","volume":"25","author":[{"given":"Marco","family":"Rabozzi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gianluca Carlo","family":"Durelli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3197-0723","authenticated-orcid":false,"given":"Antonio","family":"Miele","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"John","family":"Lillis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marco Domenico","family":"Santambrogio","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1278349.1278350"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311273"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2079390"},{"key":"ref13","first-page":"257","article-title":"Heterogeneous floorplanning for FPGAs","author":"feng","year":"2006","journal-title":"Proc Int Conf VLSI Design"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339254"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2457443.2457448"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2015.16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.817546"},{"key":"ref18","volume":"8","author":"gerez","year":"1999","journal-title":"Algorithms for VLSI Design Automation"},{"key":"ref19","author":"goldberg","year":"1989","journal-title":"Genetic Algorithms in Search Optimization and Machine Learning"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-36424-2_26"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882481"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.104"},{"key":"ref5","first-page":"1","article-title":"DAPR: Design automation for partially reconfigurable FPGAs","author":"yousuf","year":"2010","journal-title":"Proc Int Conf Eng Reconfigurable Syst Algorithms (ERSA)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2014.61"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-28365-9_2"},{"key":"ref2","year":"2016","journal-title":"PlanAhead Design Analysis Tool"},{"key":"ref1","year":"2015","journal-title":"Vivado Design Suite User Guide Partial Reconfiguration"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1862648.1862654"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1155\/2013\/103591"},{"key":"ref22","year":"2014","journal-title":"Gnu scientific library"},{"key":"ref21","author":"wall","year":"2007","journal-title":"GAlib A C++ Library of Genetic Algorithm Components"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-74759-0_634"},{"key":"ref23","first-page":"285","article-title":"A threshold selection method from gray-level histograms","volume":"11","author":"otsu","year":"1975","journal-title":"Automatica"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7797597\/07478660.pdf?arnumber=7478660","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:12:14Z","timestamp":1642003934000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7478660\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1]]},"references-count":24,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2016.2562361","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,1]]}}}