{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,2]],"date-time":"2026-02-02T04:17:47Z","timestamp":1770005867624,"version":"3.49.0"},"reference-count":48,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100004055","name":"Deanship of Scientific Research at the King Fahd University of Petroleum and Minerals","doi-asserted-by":"publisher","award":["IN131014"],"award-info":[{"award-number":["IN131014"]}],"id":[{"id":"10.13039\/501100004055","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,1]]},"DOI":"10.1109\/tvlsi.2016.2569532","type":"journal-article","created":{"date-parts":[[2016,5,30]],"date-time":"2016-05-30T18:05:52Z","timestamp":1464631552000},"page":"224-237","source":"Crossref","is-referenced-by-count":36,"title":["A Fault Tolerance Technique for Combinational Circuits Based on Selective-Transistor Redundancy"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7235-9691","authenticated-orcid":false,"given":"Ahmad T.","family":"Sheikh","sequence":"first","affiliation":[]},{"given":"Aiman H.","family":"El-Maleh","sequence":"additional","affiliation":[]},{"given":"Muhammad E. S.","family":"Elrabaa","sequence":"additional","affiliation":[]},{"given":"Sadiq M.","family":"Sait","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.1982.4336490"},{"key":"ref38","first-page":"719","article-title":"Fast timing simulation of transient faults in digital circuits","author":"dharchoudhury","year":"1994","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design (ICCAD)"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/s00202-011-0212-8"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.853696"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2012.6261262"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2014.0106"},{"key":"ref37","year":"2016","journal-title":"Predictive Technology Model for Spice"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770790"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699278"},{"key":"ref34","article-title":"Sizing techniques for improving soft error immunity in digital circuits","volume":"232","author":"sootkaneung","year":"2010","journal-title":"Proc ISCAS"},{"key":"ref10","first-page":"43","article-title":"Probabilistic logics and the synthesis of reliable organisms from unreliable components","volume":"34","author":"von neumann","year":"1956","journal-title":"Automata Studies"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2005.860684"},{"key":"ref11","article-title":"Fault-tolerant architectures for nanoelectronic and quantum devices","author":"han","year":"2004"},{"key":"ref12","doi-asserted-by":"crossref","DOI":"10.1201\/9781439863961","author":"siewiorek","year":"1998","journal-title":"Reliable Computer Systems Design and Evaluation"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2007.4437445"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/PRDC.2010.45"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2013.09.002"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2013.10.022"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2003.1250141"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2006.17"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2008.30"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1147\/rd.401.0003"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2008.0133"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2003.813129"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766651"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028924"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.853449"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2341610"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488857"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2004.14"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1999.824159"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1126\/science.280.5370.1716"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2341894"},{"key":"ref46","year":"2014","journal-title":"Benchmark Circuits LGSynth93"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2010.0009"},{"key":"ref45","author":"sait","year":"1999","journal-title":"Iterative Computer Algorithms with Applications in Engineering Solving Combinatorial Optimization Problems"},{"key":"ref48","article-title":"SIS: A system for sequential circuit synthesis","author":"sentovich","year":"1992"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.253"},{"key":"ref47","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-2821-6","author":"brayton","year":"1984","journal-title":"Logic Minimization Algorithms for VLSI Synthesis"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2008.2005583"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2009.2019963"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2008.916877"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2007.4299573"},{"key":"ref23","first-page":"559","article-title":"Soft error rate reduction using redundancy addition and removal","author":"wu","year":"2008","journal-title":"Proc Asia South Pacific Design Autom Conf (ASPDAC)"},{"key":"ref44","doi-asserted-by":"crossref","first-page":"1048","DOI":"10.1109\/43.536711","article-title":"HOPE: An efficient parallel fault simulator for synchronous sequential circuits","volume":"15","author":"lee","year":"1996","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2015.2440234"},{"key":"ref43","first-page":"203","article-title":"LEAP: Layout design through error-aware transistor positioning for soft-error resilient sequential cell design","author":"lee","year":"2010","journal-title":"Proc IEEE Int Rel Phys Symp (IRPS)"},{"key":"ref25","first-page":"1","article-title":"Reliability-driven don’t care assignment for logic synthesis","author":"zukoski","year":"2011","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7797597\/07480788.pdf?arnumber=7480788","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:12:14Z","timestamp":1642003934000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7480788\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1]]},"references-count":48,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2016.2569532","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,1]]}}}