{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T23:50:36Z","timestamp":1783036236424,"version":"3.54.6"},"reference-count":51,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100000781","name":"European Union FP7 European Research Council through the Project MULTITHERMAN","doi-asserted-by":"publisher","award":["291125"],"award-info":[{"award-number":["291125"]}],"id":[{"id":"10.13039\/501100000781","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100004358","name":"Samsung Electronics","doi-asserted-by":"publisher","award":["291125"],"award-info":[{"award-number":["291125"]}],"id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,1]]},"DOI":"10.1109\/tvlsi.2016.2570283","type":"journal-article","created":{"date-parts":[[2016,6,8]],"date-time":"2016-06-08T18:17:25Z","timestamp":1465409845000},"page":"210-223","source":"Crossref","is-referenced-by-count":26,"title":["Logic-Base Interconnect Design for Near Memory Computing in the Smart Memory Cube"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4934-0332","authenticated-orcid":false,"given":"Erfan","family":"Azarkhish","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Christoph","family":"Pfister","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Davide","family":"Rossi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Igor","family":"Loi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2157368"},{"key":"ref38","year":"2010"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2077314"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2019076"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/CLUSTER.2011.62"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2288687"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0054"},{"key":"ref36","doi-asserted-by":"crossref","first-page":"131","DOI":"10.1145\/2872887.2750397","article-title":"Data reorganization in memory using 3D-stacked DRAM","volume":"43","author":"akin","year":"2015","journal-title":"SIGARCH Comput Archit News"},{"key":"ref35","year":"2008","journal-title":"Exploring Memory Management Strategies in Catamount"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2000.898056"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2340013"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2013.0031"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2015.11.015"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1992.591879"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2492408.2492418"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1999.808425"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2187081"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2013.6702348"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.108"},{"key":"ref23","article-title":"Performance exploration of the hybrid memory cube","author":"rosenfeld","year":"2014"},{"key":"ref26","first-page":"81","article-title":"A 1.07 Tbit\/s $128\\times 128$ swizzle network for SIMD processors","author":"satpathy","year":"2010","journal-title":"Proc IEEE Symp VLSI Circuits (VLSIC)"},{"key":"ref25","article-title":"Hypercore architecture white paper","author":"plurality","year":"2010"},{"key":"ref50","author":"sonka","year":"2008","journal-title":"Image Processing Analysis and Machine Vision"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/ICDE.1999.754961"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503215"},{"key":"ref11","first-page":"1","article-title":"A processing-in-memory taxonomy and a case for studying fixed-function PIM","author":"loh","year":"2013","journal-title":"Proc Workshop Near-Data Process (WoNDP)"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.122"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2014.2333735"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-14313-2_36"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2742854.2742863"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2600212.2600213"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/Co-HPC.2014.5"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750386"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.54"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750385"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1997.628842"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/40.592312"},{"key":"ref6","year":"2015"},{"key":"ref5","first-page":"230","article-title":"A 1 Gb 2 GHz embedded DRAM in 22 nm tri-gate CMOS technology","author":"hamzaoglu","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242474"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.55"},{"key":"ref49","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"ref9","first-page":"432","article-title":"A 1.2 V 8 Gb 8-channel 128 GB\/s high-bandwidth memory (HBM) stacked DRAM with effective microbump I\/O test methods using 29 nm process and TSV","author":"lee","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2420315"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176668"},{"key":"ref48","first-page":"1","article-title":"PARSEC 2.0: A new benchmark suite for chip-multiprocessors","author":"bienia","year":"2009","journal-title":"Proc of the 4th Annual Workshop on Modeling Benchmarking and Simulation"},{"key":"ref47","first-page":"145","article-title":"Memory-centric system interconnect design with hybrid memory cubes","author":"kim","year":"2013","journal-title":"Proc 22nd Int Conf Parallel Archit Compilation Techn (PACT)"},{"key":"ref42","year":"2016","journal-title":"Substitution-Permutation Network"},{"key":"ref41","year":"2015","journal-title":"Spectral Density Estimation"},{"key":"ref44","year":"2005"},{"key":"ref43","first-page":"450","article-title":"PRESENT: An ultra-lightweight block cipher","author":"bogdanov","year":"2007","journal-title":"Proc 9th Int Workshop Cryptograph Hardw Embed Syst (CHES)"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7797597\/07487049.pdf?arnumber=7487049","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:12:12Z","timestamp":1642003932000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7487049\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1]]},"references-count":51,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2016.2570283","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,1]]}}}