{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:36Z","timestamp":1740133296814,"version":"3.37.3"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea (NRF)","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003725","name":"Korean Government (MSIP)","doi-asserted-by":"publisher","award":["2015R1A2A2A01008037"],"award-info":[{"award-number":["2015R1A2A2A01008037"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,1]]},"DOI":"10.1109\/tvlsi.2016.2572224","type":"journal-article","created":{"date-parts":[[2016,6,8]],"date-time":"2016-06-08T18:17:25Z","timestamp":1465409845000},"page":"271-285","source":"Crossref","is-referenced-by-count":2,"title":["Lithography Defect Probability and Its Application to Physical Design Optimization"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5864-3111","authenticated-orcid":false,"given":"Seongbo","family":"Shim","sequence":"first","affiliation":[]},{"given":"Woohyun","family":"Chung","sequence":"additional","affiliation":[]},{"given":"Youngsoo","family":"Shin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"279","article-title":"Impact and optimization of lithography-aware regular layout in digital circuit design","author":"bem","year":"2011","journal-title":"Proc 29th Int Conf Comput Design (ICCD)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1117\/12.882565"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1117\/12.657139"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1117\/12.2015173"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1117\/12.474492"},{"article-title":"Integrated circuit layout design methodology with process variation bands","year":"2005","author":"robles","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1117\/12.600970"},{"journal-title":"PROLITH Workbook","year":"2002","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1117\/12.617212"},{"key":"ref19","first-page":"128","article-title":"Yield enhancement with DFM","volume":"8327","author":"paek","year":"2012","journal-title":"Proc SPIE"},{"journal-title":"IC Compiler User Guide","year":"2013","key":"ref28"},{"key":"ref4","first-page":"-70i","article-title":"DFM optimization of standard cells considering random and systematic defect","author":"jang","year":"2008","journal-title":"Proc Int SoC Design Conf (ISOCC)"},{"journal-title":"ITC99","year":"2013","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1117\/12.782650"},{"article-title":"Standard cell architecture and methods with variable design rules","year":"2010","author":"law","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2206781.2206818"},{"journal-title":"DFM principal engineer personal communication","year":"2013","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974697"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"1659","DOI":"10.7873\/DATE.2015.0714","article-title":"Identifying Redundant Inter-Cell Margins and Its Application to Reducing Routing Congestion","author":"woohyun chung","year":"2015","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1117\/12.534538"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742865"},{"journal-title":"OPC principal engineer personal communication","year":"2013","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1985.1052337"},{"key":"ref21","first-page":"1","article-title":"Systematic framework for evaluating standard cell middle-of-line robustness for multiple patterning lithography","volume":"15","author":"cline","year":"2016","journal-title":"J Micro\/Nanolith"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1123008.1123055"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.846366"},{"journal-title":"Opencores","year":"2013","key":"ref26"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923063"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7797597\/07486964.pdf?arnumber=7486964","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:12:14Z","timestamp":1642003934000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7486964\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1]]},"references-count":28,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2016.2572224","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2017,1]]}}}