{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,31]],"date-time":"2025-12-31T12:07:26Z","timestamp":1767182846201,"version":"3.37.3"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100002418","name":"Intel Corporation Research Grant","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,1]]},"DOI":"10.1109\/tvlsi.2016.2572606","type":"journal-article","created":{"date-parts":[[2016,6,14]],"date-time":"2016-06-14T18:51:31Z","timestamp":1465930291000},"page":"238-246","source":"Crossref","is-referenced-by-count":5,"title":["Scalable Approach for Power Droop Reduction During Scan-Based Logic BIST"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8976-5365","authenticated-orcid":false,"given":"Martin","family":"Omana","sequence":"first","affiliation":[]},{"given":"Daniele","family":"Rossi","sequence":"additional","affiliation":[]},{"given":"Filippo","family":"Fuzzi","sequence":"additional","affiliation":[]},{"given":"Cecilia","family":"Metra","sequence":"additional","affiliation":[]},{"given":"Chandrasekharan Chandra","family":"Tirumurti","sequence":"additional","affiliation":[]},{"given":"Rajesh","family":"Galivanche","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743303"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2001.923454"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805650"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2005.77"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2007.83"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2011.49"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2012.63"},{"journal-title":"Tessent LogicBIST At-Speed Pseudorandom Pattern Embedded Logic Test","year":"2011","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700574"},{"key":"ref19","first-page":"21","article-title":"Power droop reduction during launch-on-shift scan-based logic BIST","author":"oma\u00f1a","year":"2014","journal-title":"Proc IEEE Int Symp Defect Fault Tolerance VLSI Syst"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456928"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2010.5469580"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2012.6401548"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.77"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.70794"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2013.6569356"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2012.27"},{"key":"ref9","first-page":"140","article-title":"A low power pseudo-random BIST technique","author":"basturkmen","year":"2002","journal-title":"Proc 8th IEEE Int On-Line Test Workshop"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2012.6231071"},{"key":"ref20","article-title":"Low-cost and high-reduction approaches for power droop during launch-on-shift scan-based logic BIST","author":"oma\u00f1a","year":"0","journal-title":"IEEE Trans Comput"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.105"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2012.6231071"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.887832"},{"key":"ref23","first-page":"1","article-title":"Novel approach to reduce power droop during scan-based logic BIST","author":"oma\u00f1a","year":"2013","journal-title":"Proc IEEE Eur Test Symp (ETS)"},{"journal-title":"Efficient Shift Registers LFSR Counters and Long Pseudo-Random Sequence Generators","year":"1996","key":"ref25"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7797597\/07491240.pdf?arnumber=7491240","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:12:15Z","timestamp":1642003935000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7491240\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1]]},"references-count":25,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2016.2572606","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2017,1]]}}}