{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,29]],"date-time":"2025-12-29T22:23:26Z","timestamp":1767047006084,"version":"3.37.3"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Brazilian Federal Agency through the Support and Evaluation of Graduate Education and the Higher Education Personnel Improvement Coordination"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,1]]},"DOI":"10.1109\/tvlsi.2016.2576280","type":"journal-article","created":{"date-parts":[[2016,6,20]],"date-time":"2016-06-20T20:28:54Z","timestamp":1466454534000},"page":"189-197","source":"Crossref","is-referenced-by-count":13,"title":["Temporarily Fine-Grained Sleep Technique for Near- and Subthreshold Parallel Architectures"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3023-7191","authenticated-orcid":false,"given":"Joao Pedro","family":"Cerqueira","sequence":"first","affiliation":[]},{"given":"Mingoo","family":"Seok","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1145\/1013235.1013265","article-title":"Characterizing and Modeling Minimum Energy Operation for Subthreshold Circuits","author":"calhoun","year":"2004","journal-title":"Proceedings of the 2004 International Symposium on Low Power Electronics and Design LPE"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013249"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818291"},{"key":"ref13","first-page":"400","article-title":"Zigzag super cut-off CMOS (ZSCCMOS) block activation with self-adaptive voltage level controller: An alternative to clock-gating scheme in leakage dominant era","author":"min","year":"2003","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2004.1358743"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2169311"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024943"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2109069"},{"key":"ref18","first-page":"315","article-title":"High-performance, low-power, and leakage-tolerance challenges for sub-70 nm microprocessor circuits","author":"krishnamurthy","year":"2002","journal-title":"Proc Eur Solid-State Circuits Conf"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/4.563679"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2233352"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2418713"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003558"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/5.371964"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253188"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176261"},{"key":"ref2","first-page":"188","article-title":"The Phoenix Processor: A 30 pW platform for sensor applications","author":"seok","year":"2008","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref9","first-page":"868","article-title":"Theoretical and practical limits of dynamic voltage scaling","author":"bo zhai","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.837945"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.808156"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859315"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.826335"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2010.5450554"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"344","DOI":"10.1109\/TCSII.2014.2312635","article-title":"In situ power gating efficiency learner for fine-grained self-adaptive power gating","volume":"61","author":"trivedi","year":"2014","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357129"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2012.6341359"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7797597\/07494599.pdf?arnumber=7494599","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,2]],"date-time":"2022-07-02T00:21:52Z","timestamp":1656721312000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7494599\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1]]},"references-count":26,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2016.2576280","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2017,1]]}}}