{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:37Z","timestamp":1740133297713,"version":"3.37.3"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea Grant funded by the Korea Government (Ministry of Science, ICT, and Future Planning)","doi-asserted-by":"publisher","award":["NRF-2013R1A2A1A03070988"],"award-info":[{"award-number":["NRF-2013R1A2A1A03070988"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,1]]},"DOI":"10.1109\/tvlsi.2016.2580713","type":"journal-article","created":{"date-parts":[[2016,7,20]],"date-time":"2016-07-20T18:22:46Z","timestamp":1469038966000},"page":"344-353","source":"Crossref","is-referenced-by-count":0,"title":["A 10 Gbits\/s\/pin DFE-Less Graphics DRAM Interface With Adaptive-Bandwidth PLL for Avoiding Noise Interference and CIJ Reduction Technique"],"prefix":"10.1109","volume":"25","author":[{"given":"Junyoung","family":"Song","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hyun-Woo","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sewook","family":"Hwang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4379-7905","authenticated-orcid":false,"given":"Chulwoo","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-84882-507-9"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2085991"},{"key":"ref12","first-page":"40","article-title":"A 1.2 V 38 nm 2.4 Gb\/s\/pin 2 Gb DDR4 SDRAM with bank group and $\\times 4$ half-page architecture","author":"koo","year":"2012","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864113"},{"key":"ref14","first-page":"278","article-title":"A 60 nm 6 Gb\/s\/pin GDDR5 graphics DRAM with multifaceted clocking and ISI\/SSN-reduction techniques","author":"bae","year":"2008","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2191027"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"1414","DOI":"10.1109\/JSSC.2002.803936","article-title":"a low-power small-area \/spl plusmn\/7.28-ps-jitter 1-ghz dll-based clock generator","volume":"37","author":"kim","year":"2002","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2019757"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014733"},{"key":"ref19","first-page":"444","article-title":"A 20 Gb\/s digitally adaptive equalizer\/DFE with blind sampling","author":"ying","year":"2011","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref4","first-page":"498","article-title":"A 40 nm 2 Gb 7 Gb\/s\/pin GDDR5 SDRAM with a programmable DQ ordering crosstalk equalizer and adjustable clock-tracking BW","author":"bae","year":"2011","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2107924"},{"key":"ref6","article-title":"High-bandwidth memory interface design","author":"kim","year":"2013","journal-title":"ISSCC Tutorial"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034417"},{"year":"2010","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-84882-507-9"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034408"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2242251"},{"year":"2012","key":"ref9"},{"key":"ref20","first-page":"30","article-title":"A 66 Gb\/s 46 mW 3-tap decision-feedback equalizer in 65 nm CMOS","author":"lu","year":"2013","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2196312"},{"key":"ref21","first-page":"1","article-title":"A 5-Gb\/s digitally controlled 3-tap DFE receiver for serial communications","author":"han","year":"2010","journal-title":"Proc IEEE Asian Solid-State Circuits Conf"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/4.823449"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7797597\/07517393.pdf?arnumber=7517393","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:12:13Z","timestamp":1642003933000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7517393\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1]]},"references-count":23,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2016.2580713","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2017,1]]}}}