{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T11:09:32Z","timestamp":1769944172192,"version":"3.49.0"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Agency for Science Technology and Research Singapore within the Science and Engineering Research Council 2013 through the Public Sector Research Funding","award":["SERC1321202098"],"award-info":[{"award-number":["SERC1321202098"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016]]},"DOI":"10.1109\/tvlsi.2016.2583118","type":"journal-article","created":{"date-parts":[[2016,7,19]],"date-time":"2016-07-19T18:04:12Z","timestamp":1468951452000},"page":"1-14","source":"Crossref","is-referenced-by-count":9,"title":["Sense Amplifier Half-Buffer (SAHB): A Low-Power High-Performance Asynchronous Logic QDI Cell Template"],"prefix":"10.1109","author":[{"given":"Kwen-Siong","family":"Chong","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0589-3480","authenticated-orcid":false,"given":"Weng-Geng","family":"Ho","sequence":"additional","affiliation":[]},{"given":"Tong","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Bah-Hwee","family":"Gwee","sequence":"additional","affiliation":[]},{"given":"Joseph S.","family":"Chang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.71"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511674730"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.821771"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/4.982425"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/4.953483"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.859590"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3385-3"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2184380"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2008.2010187"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2010795"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"989","DOI":"10.1109\/TCAD.2014.2309859","article-title":"A low overhead quasi-delay-insensitive (QDI) asynchronous data path synthesis based on microcell-interleaving genetic algorithm (MIGA)","volume":"33","author":"zhou","year":"2014","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref40","article-title":"Globally-asynchronous locally-synchronous systems","author":"chapiro","year":"1985"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.875789"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/EURDAC.1992.246271"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2035449"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2223971"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ARVLSI.1997.634853"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/4.98986"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.902206"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2004.1299306"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.874308"},{"key":"ref28","article-title":"Asynchronous-logic circuit for full dynamic voltage control","author":"chang","year":"2014"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2413759"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2048730"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2318374"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2159284"},{"key":"ref29","article-title":"Digital cell","author":"chang","year":"2015"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2181678"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2413757"},{"key":"ref7","year":"2013","journal-title":"International Technology Roadmap for Semiconductors (ITRS)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2013772"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4612-4476-9_35"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2280295"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"883","DOI":"10.1109\/TVLSI.2008.2012054","article-title":"Asynchronous computing in sense amplifier-based pass transistor logic","volume":"17","author":"liu","year":"2009","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7169046"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2257187"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"619","DOI":"10.1109\/TVLSI.2014.2314685","article-title":"Asynchronous domino logic pipeline design based on constructed critical data path","volume":"23","author":"xia","year":"2015","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref42","article-title":"Pipelined asynchronous circuits","author":"lines","year":"1995"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042247"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.21236\/ADA444284"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2204782"},{"key":"ref26","author":"baker","year":"2011","journal-title":"CMOS Circuit Design Layout and Simulation"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2101089"},{"key":"ref43","author":"weste","year":"2005","journal-title":"CMOS VLSI Design A Circuits and Systems Perspective"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2013.2243031"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/4359553\/07516684.pdf?arnumber=7516684","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:20:17Z","timestamp":1642004417000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7516684\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"references-count":45,"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2016.2583118","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016]]}}}