{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:10:47Z","timestamp":1761581447898,"version":"3.37.3"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2017,2,1]],"date-time":"2017-02-01T00:00:00Z","timestamp":1485907200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada (NSERC)","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,2]]},"DOI":"10.1109\/tvlsi.2016.2585980","type":"journal-article","created":{"date-parts":[[2016,7,20]],"date-time":"2016-07-20T18:22:46Z","timestamp":1469038966000},"page":"441-449","source":"Crossref","is-referenced-by-count":15,"title":["Low-Power Design for a Digit-Serial Polynomial Basis Finite Field Multiplier Using Factoring Technique"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6735-1919","authenticated-orcid":false,"given":"Shoaleh","family":"Hashemi Namin","sequence":"first","affiliation":[]},{"given":"Huapeng","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Majid","family":"Ahmadi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"CORE90GPSVT 1 00V Standard Cell Library User Manual and Databook","year":"2006","key":"ref39"},{"journal-title":"Low-Power CMOS Circuits Technology Logic Design and CAD Tools","year":"2006","author":"piguet","key":"ref38"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-2325-3"},{"key":"ref32","doi-asserted-by":"crossref","DOI":"10.1007\/978-0-387-71713-5","author":"rabaey","year":"2009","journal-title":"Low Power Design Essentials"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2335031"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5118411"},{"key":"ref37","first-page":"188","article-title":"A set theory based factoring technique and its use for low power logic design","volume":"1","author":"balasubramanian","year":"2007","journal-title":"Int J Comput Elect Autom Control Inf Eng"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/CCECE.2007.66"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217537"},{"journal-title":"Power Compiler User Guide Version B-2008 09-SP4","year":"2009","key":"ref34"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2013.03.001"},{"journal-title":"Design Compiler User Guide Version 2008 09","year":"2008","key":"ref40"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2015.09.007"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/GLSV.1998.665193"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2012.03.001"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2001.922163"},{"key":"ref15","first-page":"574","article-title":"Custom VLSI design of efficient low latency and low power finite field multiplier for Reed–Solomon codec","volume":"4","author":"gao","year":"2001","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2008.08.003"},{"key":"ref17","first-page":"-785v","article-title":"Low power finite field multiplication and division in reconfigurable Reed–Solomon codec","volume":"5","author":"yu","year":"2002","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2013.6572157"},{"key":"ref19","first-page":"399","article-title":"VLSI implementation of bit-parallel word-serial multiplier in $GF(2^{233})$","author":"tang","year":"2005","journal-title":"Proc 3rd Int IEEE-NEWCAS Conf"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-013-0791-x"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.63"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2006080"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.64"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.1996.542803"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/240518.240520"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/49.17708"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/12.769434"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-012-0702-6"},{"year":"2000","key":"ref2","first-page":"1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2002.1017695"},{"key":"ref1","article-title":"Digital signature standard (DSS)","author":"kerry","year":"2013","journal-title":"Nat Inst Standards Technol"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008013818413"},{"key":"ref22","first-page":"7","article-title":"A digit-serial architecture for inversion and multiplication in $GF(2^{m})$","author":"fan","year":"2008","journal-title":"Proc IEEE Workshop Signal Process Syst (SiPS)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICICS.2007.4449560"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.2001.954717"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.165"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2001.922305"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ITCC.2003.1197615"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7827022\/07517327.pdf?arnumber=7517327","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:20:17Z","timestamp":1642004417000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7517327\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,2]]},"references-count":40,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2016.2585980","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2017,2]]}}}